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resumo 
 
Presentemente, os sistemas de comunicações sem fios exigem uma maior 
mobilidade e elevadas taxas de transferência. Para além disso, a necessidade 
de eficiência espectral obriga ao uso de esquemas de modulação de 
envolvente variável. Consequentemente, o desenvolvimento de amplificadores 
de elevada eficiência, com uma elevada largura de banda e, ao mesmo tempo, 
lineares, tornou-se num dos maiores desafios para os engenheiros de projeto 
de amplificadores de potência. Por forma a cumprir estes requisitos muito 
rigorosos, o amplificador em configuração Doherty parece ser a técnica mais 
promissora. Contudo, devido à sua complexa operação, os seus mecanismos 
de geração de distorção não linear não são ainda completamente conhecidos. 
Atualmente, apenas interpretações heurísticas estão a ser usadas para 
justificar os fenómenos observados. Nesse sentido, o principal objetivo deste 
trabalho é desenvolver um modelo capaz de descrever os mecanismos de 
geração da distorção não linear em amplificadores Doherty, permitindo assim, 
a optimização do seu projeto, tendo em conta as especificações de linearidade 
e eficiência. Para além disso, esta abordagem permitirá uma ponte entre dois 
mundos diferentes: projecto de amplificadores de potência e pré-distorção 
digital, uma vez que o conhecimento recolhido da operação do Doherty ajudará 
na escolha de modelos de pré-distorção mais adequados. 
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abstract 
 
Nowadays, wireless communications systems demand for greater mobility and 
higher data rates. Moreover, the need for spectral efficiency requires the use of 
non-constant envelope modulation schemes. Hence, power amplifier designers 
have to build highly efficient, broadband and linear amplifiers. In order to fulfil 
these strict requirements, the practical Doherty amplifier seems to be the most 
promising technique. However, due to its complex operation, its nonlinear 
distortion generation mechanisms are not yet fully understood. Currently, only 
heuristic interpretations are being used to justify the observed phenomena. 
Therefore, the main objective of this work is to provide a model capable of 
describing the Doherty power amplifier nonlinear distortion generation 
mechanisms, allowing the optimization of its design according to linearity and 
efficiency criteria. Besides that, this approach will allow a bridge between two 
different worlds: power amplifier design and digital pre-distortion since the 
knowledge gathered from the Doherty operation will serve to select the most 
suitable pre-distortion models. 
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1. Introduction 
1.1. Background and Motivation 
Energy consumption is one of the most important issues in all kinds of applications. 
Wireless communication systems are no exception, considering that a remarkable effort 
has been put in increasing the efficiency of their building blocks in order to decrease the 
overall energy consumption of the whole architecture. Fig. 1.1 represents a general block 
diagram of a conceptual wireless communication base station transmitter, which is 
composed of four main blocks: signal processing and control section, RF conversion and 
power amplification part, power supply system and cooling sector. 
The most challenging part of a base station, in terms of energy consumption, is the 
final stage of the RF power amplification (about 40% of overall energy consumption [1]). 
Therefore, it is very important to increase the efficiency of the power amplifier, which 
translates into a direct reduction in its energy consumption. In addition, this efficiency 
enhancement of the power amplifier also allows for a reduction in the power consumption 
of the cooling system or even eliminate it [2]. 
 
Fig. 1.1 – Block diagram of a conceptual wireless communication base station transmitter link. 
In addition, modern wireless communication systems try to find solutions to solve 
problems that appeared with the rapid growth of data rates and with the increased 
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demand for mobility. Moreover, the very strict spectral masks imposed by 
telecommunication regulators, lead to the development of complex modulation formats, 
such as Wideband Code Division Multiple Access (W-CDMA), Long-Term Evolution (LTE) 
and Worldwide Interoperability for Microwave Access (WiMAX).  
These new signals, modulated in amplitude, AM, and phase, PM, have large peak-
to-average power ratios (PAPR) [3] – i.e., the ratio between the average and peak power 
values (it can reach up to 12 dB) – and whose relative bandwidths may reach, in extreme 
cases, 20% of the carrier frequency. This being the case, conventional current-mode 
power amplifiers are no longer a solution, since they are extremely inefficient when 
operated in back-off mode [4], as is illustrated in Fig. 1.2. 
  
Fig. 1.2 – Illustration of the PAPR problem. 
In this scenario, over the last decades, new techniques have appeared to improve 
the average efficiency of power amplifiers without degrading their linearity [5]–[9]. Actually, 
these techniques became new radio frequency transmitter architectures and they can be 
divided in two different strategies: PA supply voltage modulation and load modulation. 
To understand the operating principle of these new techniques, let us concentrate 
on a classical class B power amplifier, whose efficiency is a function of amplitude, Vi(t), 
given by:  
 𝜂 =
𝑃𝑜𝑢𝑡(𝑡)
𝑃𝑑𝑐(𝑡)
=
𝜋
8
𝑅𝐿
𝑉𝑑𝑐
𝐺𝑚𝑉𝑖(𝑡) (1.1) 
where RL is the load impedance, Vdc is the supply voltage and Gm is the transconductance 
of the transistor. To ensure linearity, the maximum PA signal excursion is limited by the 
knee voltage, VK, otherwise the transistor enters the triode zone. Therefore, if the analysis 
is restricted to the case of fixed load and power supply voltage, the maximum efficiency is 
only obtained when the envelope peaks are equal to (1.2). 
 
𝑉𝑖,𝑀𝑎𝑥 =  
𝑉𝑑𝑐 − 𝑉𝐾
𝐺𝑚𝑅𝐿
 
(1.2) 
Peak
Average
Dissipated 
Power
Envelope
High Frequency 
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 In order to solve the problem mentioned above, the supply voltage modulation 
technique dynamically reduces Vdc with the decrease of the amplitude envelope, whereas 
in the case of the load modulation technique it is the load that dynamically decreases with 
the increase of the amplitude envelope. As can be seen from (1.1) and from the illustration 
of the conceptual IDS/VDS characteristics of these techniques, in a class B power amplifier 
(Fig. 1.3), the amplifier will always be at the maximum efficiency point, thereby eliminating 
the waste of power consumption in zones of high output power back-off. 
 
Fig. 1.3 – Conceptual IDS/VDS characteristics of efficiency enhancement techniques by a) load 
modulation and b) supply voltage modulation. 
On one hand, regarding efficiency enhancement techniques by power supply 
voltage modulation, there are the EER [5][10], ET [11]–[14], H-EER [9][15] and Polar 
architectures [7]. On the other hand, recognized load modulation techniques in literature 
are the Doherty [16], Chireix Outphasing [17], and Dynamic Load Modulation architectures 
(DLM) [18]–[20]. Fig. 1.4 shows a comparison of the efficiency of all these techniques 
(when class B operation mode is considered for the main amplifier) as a function of 
envelope amplitude. 
The Doherty architecture has been considered one of the most powerful 
architectures to extend the PA high efficiency operation region by the scientific community 
and the industrial community. The Doherty architecture was proposed in the 30s by W. H. 
Doherty [16] and today it is again reconsidered. It is based on the principle of active load 
modulation and the classical topology of this architecture uses two power amplifiers called 
the main and auxiliary amplifier, as shown in Fig. 1.5. Nevertheless, it is possible to use 
more than one auxiliary amplifier, which results in the so-called N-way Doherty or N-stage 
Doherty, depending on how the peaking amplifiers are interconnected [21]–[24]. The 
auxiliary amplifiers collaborate with the main amplifier so that it maintains a high efficiency 
for lower levels of input power and without saturating for high values of input power. 
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Fig. 1.4 – Efficiency of the efficiency enhancement techniques (when class B operation mode is 
considered for the main amplifier) as a function of envelope amplitude. 
 
Fig. 1.5 – Classical block diagram of the Doherty architecture. 
Although the Doherty amplifier presents a high efficiency for a wide range of input 
power levels, as well as it allows the use of new signals with high bandwidth, the practical 
Doherty amplifier presents a nonlinear behaviour due to the imperfect load modulation 
and the nonlinear behaviour of each of its amplifiers [22]. 
The nonlinear phenomena observed in the Doherty amplifier are explained in the 
literature [21], [25], [26] based on the behaviour of active devices operating in small 
signal, i.e. in the linear regime, and considering only the amplitude modulation to 
amplitude modulation (AM/AM) characteristics. This theory is centred on the fact that the 
main amplifier operates in class AB and the auxiliary amplifiers operates in class C, 
presenting compressive and expansive AM/AM characteristics, respectively. The auxiliary 
amplifiers compensate the compressive behaviour of the main amplifier resulting in a 
minimum of intermodulation distortion of the entire Doherty amplifier. However, even this 
justification which addresses only the AM/AM characteristic, is invalid because the 
Doherty amplifier is commonly used for very large signals, when their amplifiers are 
already very nonlinear. 
The industry makes the amplifiers operate in a very nonlinear regime for energy 
efficiency optimization reasons. Therefore, as the mechanisms of nonlinear distortion 
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5 
generation and control in the Doherty Amplifier are not yet fully understood, the 
linearization schemes used until now (in most cases digital pre-distortion) are chosen 
following a purely heuristic approach [27]–[30] and, consequently, with only a moderate 
probability of success. This way, the main objective of this PhD thesis work is to provide a 
model capable of describing and explaining the distortion generation mechanisms of a 
Doherty amplifier based on the most common RF transistor technologies presently used in 
power amplifiers for cellular infrastructures: the Si LDMOS and the GaN HEMT. This will 
enable the design of an amplifier with a better compromise between efficiency and 
linearity and the establishment of linearization schemes more suited to the compensation 
of these distortion generation mechanisms. 
1.2. State-of-the-Art 
This section is dedicated to present an overview of the state-of-the-art regarding the 
Doherty power amplifier. It starts by a brief description of the ideal Doherty power amplifier 
architecture, presenting its main blocks and how they interact to obtain the desired high 
efficiency without compromising the linearity.  
Secondly, the aspects of a practical Doherty power amplifier implementation that 
differ from the aforementioned theoretical analysis are presented. On this regard, the 
published studies concerning nonlinear distortion, for single-ended power amplifiers used 
to build the Doherty architecture, are discussed. After that, single-ended nonlinear 
distortion interactions in a Doherty arrangement are addressed. 
Finally, the Doherty PA efficiency optimization, namely on what concerns techniques 
to improve the efficiency at higher back-off levels (beyond the 6dB of the conventional 
design) are presented. 
1.2.1 Doherty Power Amplifier Architecture 
Doherty amplifier has been the most promising wireless communications PA 
architecture for base-stations. It was proposed in 1936 by W. Doherty [16] as a solution to 
the problem of efficiency degradation in the presence of a fully modulated signal in the 
Chireix architecture. Doherty attributed this reduction of efficiency to the fact that the 
Chireix arrangement does not work on completely resistive loads as his system does [16]. 
Therefore, the Doherty amplifier emerges as an architecture based on the principle of 
active load modulation capable of providing a high efficiency without compromising the 
linearity. 
Nonlinear Distortion Generation Mechanisms in Doherty Amplifiers 
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The classical arrangement of the Doherty amplifier (2-Way) can be seen in Fig. 1.5. 
It consists of a power splitter that divides the input signal into two branches, and then it 
uses two amplifiers (the main and auxiliary amplifiers), which are interconnected through a 
quarter-wavelength line. The main amplifier (also known as the carrier amplifier) is 
normally biased in class B, while the auxiliary amplifier (also known as the peaking 
amplifier) is biased in a moderate or deep class C. Thus, when the input power is very low 
it is assumed that the peaking amplifier is cut-off, i.e. the output current provided by the 
peaking PA, IP, is equal to zero. Therefore, for low levels of input power, there is only the 
carrier PA, operating as a single-ended class B PA except that it is terminated by a load 
that is exactly twice the one expected in a conventional class B. 
With the increase of the power level of the excitation signal, the efficiency of the 
main amplifier will increase until it reaches its peak (ideally 78.5%). It should be noted 
that, as the load impedance is twice the one expected in a conventional class B PA, this 
maximum peak is expected when the input voltage reaches half of the admissible 
excursion signal, Vin,max/2, as shown in Fig. 1.4 and Fig. 1.6.  
 
 
Fig. 1.6 – a) Load Lines of the carrier amplifier in the Doherty architecture; b) Voltages and c) 
Currents of the carrier and peaking amplifiers as function of the input voltage. 
In order to prevent the carrier amplifier from entering the triode zone, when the input 
voltage becomes higher than Vin,max/2, the peaking amplifier becomes active providing the 
necessary current to reduce the load impedance of the carrier amplifier. Actually, the 
peaking and carrier amplifiers behave as active loads to each other. From this point on, 
the main amplifier will operate as a voltage source and with a constant efficiency. When, 
finally the auxiliary amplifier reaches its maximum efficiency, the second point of 
maximum efficiency of the Doherty amplifier is obtained, as shown in Fig. 1.4. 
In practice, there are some aspects to take into account that differ from the 
theoretical analysis described above. Firstly, a class B amplifier introduces distortion even 
before reaching the triode zone. In addition, a class C amplifier does not provide the 
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desired abrupt transition from the cut-off region to the region of perfectly linear operation, 
and the current gain provided by the class C peaking amplifier is less than the one of a 
class B amplifier. These nonlinear contributions from each amplifier will also degrade the 
theoretical load modulation, which results in a further nonlinear behaviour [8]. 
1.2.2 Distortion Analysis of the Doherty Amplifier 
As mentioned above, the Doherty amplifier combines two amplifiers (supposedly 
current-mode amplifiers) through a quarter-wavelength line, where each sub-amplifier has 
its associated nonlinear distortion. Therefore, in order to understand the nonlinear 
distortion of the whole Doherty amplifier, first it is necessary to understand the distortion 
generation mechanisms in each amplifier individually and then understand how these 
nonlinear phenomena interact in a Doherty arrangement. 
A. CARRIER AND PEAKING DISTORTION ANALYSIS  
Two very important characteristics of an amplifier that are recognized to assess its 
linearity are the Amplitude-induced amplitude variation, AM/AM, and the amplitude-
induced phase variation, AM/PM, characteristics. So, it is important to study the causes of 
distortion in these two characteristics of a power amplifier when it is subjected to complex 
amplitude and phase modulation formats. 
The AM/AM characteristic has been a highly regarded topic by the scientific 
community and for many years was considered sufficient to assess the PA 
intermodulation distortion (IMD) performance [31]–[34]. The performed studies were 
based on small-signal analysis with Volterra series and then extrapolated to large signal, 
commonly using Describing Functions (DF) techniques [35]. 
In these studies, for a static analysis, it is assumed that the output current of an 
active device can be described with a low order Volterra series, or its memoryless subset, 
the Taylor series: 
 𝐼𝑜𝑢𝑡[𝑣𝑖𝑛(𝑡)] = 𝐼𝐷𝐶 + 𝐺𝑚1 ⋅ 𝑣𝑖𝑛(𝑡) + 𝐺𝑚2 ⋅ 𝑣𝑖𝑛(𝑡)
2 + 𝐺𝑚3 ⋅ 𝑣𝑖𝑛(𝑡)
3 (1.3) 
where vin is the RF input voltage and the Gmx coefficients are the xth-order expansion 
coefficients of the nonlinear transconductance. In Fig. 1.7 it can be seen the typical 
variations of these coefficients as a function of input voltage up to the 3rd order expansion 
for a FET. 
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Fig. 1.7 – Normalized coefficients of the FET’s nonlinear transconductance up to 3rd-order. 
The odd coefficients of the output current expansion in Taylor series are the only 
ones that cause in-band distortion because these are the only ones that produce mixing-
products coincident with the fundamental. Therefore, focusing only on the Gm3 coefficient, 
the variations that exist on it according to the bias point determine the existing changes in 
the 3rd order IMD. 
These analyses about the impact of the bias point on the intermodulation distortion 
and, consequently, in the AM/AM characteristic, help us understand and clarify the 
classes of operation near the threshold voltage, VT. Thus, the class B operation is defined 
when the transistor is biased exactly in the null of Gm3, which results in a minimum of the 
IMD3 (the so-called small-signal IMD sweet-spot). Positive values of the Gm3 result in a 
gain expansion (class C behaviour), while for negative values of the Gm3 the gain is 
compressive (class AB behaviour) [36].  
Although these studies only address the AM/AM characteristic, they were able to 
predict most of PA distortion behaviour, namely the so-called IMD sweet-spots, despite 
neglecting the possible AM/PM conversion of the amplifier. However, in order to be able to 
expand this analysis to large signal, it is assumed that the large-signal distortion in a PA 
can be represented by Describing Functions [31], which is not always easy to perform. In 
addition, it is also assumed that the overall PA distortion is the sum of the small-signal 
response with the large-signal response, which is not always correct. 
Recently, some large-signal studies have been published addressing the AM/AM as 
well as the AM/PM distortion in a PA [37], [38]. In these studies, it is also used a Volterra 
analysis but now built on top of a harmonic balance simulation. Unfortunately, as their 
authors did not derive any analytical model for the amplitude and phase nonlinear 
distortion generation mechanisms, and for their potential relationship, they were unable to 
connect these simulated nonlinear distortion sources to the PA measured characteristics. 
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B. DISTORTION ANALYSIS OF THE OVERALL DOHERTY AMPLIFIER 
The analysis using the Taylor expansion can also be applied in the study of the 
nonlinear phenomena observed in the Doherty amplifier [22], [25], [26]. Actually, this is the 
state-of-art of the theoretical analysis of the nonlinear distortion of Doherty amplifiers.  
From the studies carried out on current-mode PAs operating in small-signal, it is 
known that the nonlinear distortion of an active device is strongly dependent on the bias 
point, i.e. the operation class. Thus, as the main amplifier is normally biased in a class AB 
regime, i.e. a negative Gm3, it exhibits a gain compression characteristic over the entire 
range of input power. On the other hand, the auxiliary amplifier is normally biased in a 
class C regime, i.e. a positive Gm3. So, it exhibits a gain expansion characteristic for low 
levels of input voltage. Therefore, by adding up these distinct nonlinear behaviours, 
namely a positive and negative Gm3, it is possible to cancel the IMD3 of the whole Doherty 
amplifier and, consequently, producing an amplifier with a gain characteristic much more 
flat [21]. 
Once again, the previous study neglected possible AM/PM conversions of the 
amplifiers and how they affect the nonlinear load modulation. Moreover, as mentioned in 
the Background and Motivation, the issues of reducing energy consumption in base 
stations lead the PA’s designers to design amplifiers focusing predominantly on the 
efficiency performance and, consequently, the amplifiers will operate close to saturation. 
Unfortunately, this prevents the cancellation of the nonlinear distortion generation 
mechanism based on the main and auxiliary amplifiers producing a strongly nonlinear 
behaviour, which fails the strict wireless communication standards. In order to solve this, 
the industry usually uses digital pre-distortion techniques but not always successfully. 
Thus, it is very important to know why the digital pre-distortion fails and the only way to do 
that is to fully understand the nonlinear distortion generation mechanisms of a Doherty 
amplifier. This is precisely the main objective of this PhD Thesis. 
1.2.3 Efficiency Enhancement Techniques in the Doherty Amplifier 
Since the introduction of the Doherty amplifier, the wireless communication signals 
have constantly evolved to keep up with the strong demand for higher transmission rates 
and fulfil the strict spectral masks. Naturally, both the scientific and the industrial 
communities have been putting efforts in the design of Doherty amplifiers even more 
efficient than the classical one, as well as in the development of techniques to improve 
their linearizability. This section is dedicated to the new efficiency and linearizability 
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enhancement techniques that are applied to the Doherty amplifiers to accommodate the 
modern wireless communication signals. 
A classic Doherty with one auxiliary amplifier can produce two peaks of efficiency, 
one at the maximum input power and another one at 6 dB below this point. However, the 
new wireless communication signals have a PAPR higher than this value, sometimes as 
high as 12dB. Therefore, to solve this problem, a new topology appeared in the literature, 
the so-called N-Way Doherty [21], [39], which uses more than one auxiliary amplifier. Fig. 
1.8 illustrates this topology of the Doherty amplifier as well as the efficiency characteristic 
as a function of the auxiliary amplifiers that are used. 
 
Fig. 1.8 – N-Way Doherty Amplifier: a) N-Way block diagram; b) N-Way efficiency characteristic 
and the PDF of a W-CDMA signal with 10 dB of PAPR. 
 In Fig. 1.8 b) it is possible to see the improvement of the average efficiency using 
the N-Way Doherty arrangement. For example, the 3-Way Doherty has the first maximum 
peak exactly at the maximum peak of the probability distribution function (PDF) of a W-
CDMA signal with 10 dB of PAPR. However, with the increase of the number of auxiliary 
amplifiers, the efficiency between the two peaks will be increasingly degraded. Therefore, 
an alternative topology has been considered, the N-Stage Doherty amplifier [22]–[24], 
[40], [41].  
In the literature, there are two different arrangements of the three-stage Doherty 
amplifier as shown in Fig. 1.9. In the first one, the carrier amplifier has the structure of a 
Doherty amplifier and the other auxiliary amplifier modulates its load. In the second one, it 
is used a Doherty amplifier to modulate the load of a single-ended carrier amplifier. In 
these topologies the auxiliary amplifiers are turned on sequentially allowing three peaks 
on the efficiency characteristic, as show in Fig. 1.9 c). Although both three-stage 
topologies present the same efficiency characteristic, the first one requires an active 
power splitter due to earlier carrier PA current saturation and so, the second one seems to 
be preferred because it presents a better linearity performance [22],[42]. 
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Fig. 1.9 – Three-Stage Doherty Amplifier: a) and b) different types of a Three-Stage 
arrangements; c)  Three-Stage efficiency characteristic and the PDF of a W-CDMA 
signal with 10 dB of PAPR 
Unfortunately, although the theoretical calculations of the Doherty PA efficiency for 
all above arrangements predict that the efficiency peak at back-off is equal to the one 
obtained at full-power, in practical Doherty implementations the efficiency peaks vary with 
the back-off power level. It is observed that efficiency starts to increase as the back-off 
level is increased and then there is an efficiency degradation for higher back-off levels.  In 
an attempt to explain this efficiency dependency on the back-off power levels, some 
transistor models with artificial series and parallel losses have been presented [43], [44]. 
The series losses are used to describe the initial efficiency increase with the back-
off and the parallel losses are used to justify the efficiency degradation for higher back-off 
levels. However, although the series losses can have a physical support in the FET’s 
channel resistance, Ron, the model with parallel losses does not have a physical meaning 
since the device package is almost purely reactive. Therefore, a physically consistent 
efficiency model capable of predicting the efficiency dependency on the back-off power 
levels, namely the efficiency degradation, would be helpful to optimize the Doherty power 
amplifier design. 
In addition, all the Doherty arrangement topologies most often use the auxiliary 
amplifiers in class C regime so that they come into conduction only for large signal. 
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However, as it is known, a class C amplifier has a soft turn on as well as a lower current 
gain. These nonlinear phenomena will produce an imperfect load modulation causing a 
nonlinear behaviour in the Doherty amplifier. To solve these problems, in the literature 
there were proposed some approaches, such as the use of an unequal power divider at 
the input [45], [46], different transistor peripheries [47]–[50], asymmetrical drain voltages 
[51], [52] or more complicated solutions such as using drivers before the main and 
auxiliary amplifiers [53], [54], changing the gate bias digitally [40], [55], [56] and 
independent paths for the main and auxiliary amplifiers [57], [58]. 
In addition to the efficiency and linearizability enhancement techniques applied to 
the Doherty amplifier [56], [59], [60], the digital pre-distortion (DPD) techniques are 
indispensable to fulfil the strict linearity requirements imposed by the wireless 
communication operators. Unfortunately, as previously mentioned, these linearization 
schemes are not always successful, mainly because the PA designers usually attribute 
more weight to the efficiency enhancement when designing the Doherty PAs. Moreover, 
as the nonlinear distortion generation mechanisms of the Doherty PA are not yet fully 
understood, when the DPD techniques fail, the PA designers do not know how to improve 
the linearity of their Doherty PAs. Thus, it is essential to increase the knowledge of the 
nonlinear distortion mechanisms of the Doherty, so that it is possible to develop new PA 
design methodologies that improve the efficiency without compromising the linearity. This 
is precisely the main objective of this PhD Thesis. 
1.3. Objectives and Thesis’ Organization  
As mentioned in the Background and Motivation, the scientific and industrial 
communities have been putting significant efforts in obtaining power amplifiers with higher 
efficiency, higher linearity and higher bandwidth. At the moment, the approach that is 
usually taken consists in the design of power amplifiers optimized for efficiency in a wide 
bandwidth (often they are designed for multi-bands) and then use digital pre-distortion 
techniques in order to fulfil the stringent spectral masks. 
The problem with this philosophy of efficiency maximization is that, as the 
linearization schemes are chosen following a purely heuristic approach [27]–[30], there is 
only a moderate probability of success. Therefore, it is necessary to change this approach 
and return to the theoretical foundations based on the mathematical modelling of circuits. 
Thus, the overall objective of this PhD Thesis is to understand the physical 
operation of active devices as well as understanding the nonlinear distortion generation 
mechanisms in 2-Way Doherty amplifiers. For that, it is fundamental to have circuit level 
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nonlinear models of active devices able to predict the most important nonlinear 
characteristics of power amplifiers. 
In order to accomplish all the objectives of this PhD work the following specific goals 
were defined: 
 Develop nonlinear equivalent circuit models (of the most common transistor 
technologies) able to reproduce the observed AM/AM and AM/PM 
characteristics in practical power amplifiers 
 Study the nonlinear distortion generation mechanisms of a current mode 
single-ended power amplifier operating in class AB, B and C. 
 Study the nonlinear interaction between the main and auxiliary amplifiers 
which constitutes the load modulation process. 
 Develop a nonlinear distortion behavioural model of a Doherty amplifier, 
based on the individual behaviour of each of its constituent blocks, as well as 
on the load modulation process. 
With these objectives in mind, this PhD thesis is organized as follows: 
Chapter 1 provides the motivation to this work and the state-of-the-art concerning 
the Doherty PA nonlinear distortion, as well as its efficiency optimization. In addition, the 
main objectives of this PhD work and the most relevant scientific contributions achieved 
are presented. 
Chapter 2 is dedicated to the extraction of power transistor nonlinear models 
essential to the nonlinear distortion analysis performed in the next chapters. It starts with a 
generic model extraction methodology suitable for both GaN HEMT and Si LDMOS 
devices, followed then by a novel extraction methodology to incorporate the observed 
trapping effects in the GaN HEMT. 
Chapter 3 identifies and explains the main nonlinear distortion generation 
mechanisms of the carrier and peaking PAs operating individually, as single-ended PAs, 
based on Si LDMOS and GaN HEMT. This is accomplished by presenting a semi-
analytical model sufficiently accurate to predict their AM/AM and AM/PM PA 
characteristics. 
Chapter 4 is devoted to the nonlinear distortion analysis of the overall Doherty 
arrangement based on both Si LDMOS and GaN HEMT technologies. It is also presented 
a nonlinear behavioural model based on swept power passive load-pull data using LUTs, 
which is able to predict the nonlinear distortion of a high-power Doherty PA. Beyond that, 
a simple model that describes the Doherty PA efficiency dependency on its load-pull ratio 
is also developed. For that, a justification for the higher efficiencies observed in PAs 
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based on GaN HEMTs, when subjected to wider load-pull ratios as compared with the one 
obtained with Si LDMOS based Doherty PAs, is presented. 
Chapter 5 closes this PhD Thesis summarizing its most important conclusions and 
presenting possible future research topics. 
1.4. Main Contributions 
This PhD work originated important contributions for:  
1) Active device modelling (GaN HEMTs); 
2) Doherty PA design and for its individual cells nonlinear distortion analysis. 
 On what GaN HEMT modelling is concerned, a new nonlinear equivalent circuit 
model extraction methodology for a GaN HEMT subject to trapping effects was presented 
[C6]. Despite its simplicity, the model is capable of reproducing the fundamental GaN 
HEMT dynamic distortion characteristics. 
Actually, the knowledge acquired during this modelling work also contributed to 
explain the observed GaN HEMT soft-compression characteristic and its envelope 
bandwidth related nonlinear memory [C5]. In addition, based on this physical behaviour 
knowledge, a method of attenuating the observed self-biasing of GaN HEMT based PAs 
was presented [J3]. 
Regarding the Doherty nonlinear distortion, a comprehensive and physically based 
analysis of the AM/AM and AM/PM nonlinear distortion generation mechanisms in both Si 
LDMOS and GaN HEMT based carrier and peaking PAs, operating individually as single-
ended PAs, was developed [J1][C1]. The identification of the main Doherty individual cells 
nonlinear distortion sources was very useful to understand the Doherty nonlinear 
distortion mechanisms, namely the ones that affect the AM/PM characteristic [C2][C4]. 
Beyond these nonlinear distortion studies, a physically consistent explanation of the 
observed efficiency dependence on the Doherty load-pull ratio was presented [C3], 
identifying which is the best load modulation that maximizes the Doherty efficiency. This 
work was then extended to be able to predict the efficiency and output power load-pull 
contours of a class B power amplifier [J2].  
It was also explained the impact of the trapping effects on GaN HEMT based 
Doherty PA load-pull ratios [C7], showing that this is the reason of the higher efficiencies 
commonly obtained from GaN HEMT based Doherty power amplifiers when subjected to 
wider load-pull ratios, as compared with their Si LDMOS counterparts. 
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The achievements obtained during this PhD were published in the most relevant 
international journals and conferences in the addressed scientific research areas (see 
below).  
 
Papers in International Journals 
[J1] L. C. Nunes, P. M. Cabral, and J. C. Pedro, “AM/AM and AM/PM Distortion 
Generation Mechanisms in Si LDMOS and GaN HEMT Based RF Power Amplifiers”, 
IEEE Trans. on Microw. Theory and Tech., vol. 62, no. 4, pp. 799 – 809, April. 2014. 
[J2] J. C. Pedro, L. C. Nunes, and P. M. Cabral, “A simple method to Estimate the 
Output Power and Efficiency Load-Pull Contours of Class B Power Amplifiers”, IEEE 
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2. Nonlinear Modelling of Power Transistors 
useful for Nonlinear Distortion Analysis 
Since the main objective of this thesis is to study the nonlinear distortion generation 
mechanisms in a Doherty power amplifier, it is fundamental to have nonlinear models that 
are able to accurately reproduce the nonlinear phenomena of the RF power transistors. 
This being the case, the circuit level models are preferable due to their high prediction 
capabilities, where every circuit node can be analysed. This type of nonlinear model is 
also useful to individually study a particular nonlinear distortion source since the others 
can be removed. 
As it was already mentioned, this thesis is focused on the two main RF power 
transistor technologies used to build power amplifiers for base stations, the Si LDMOS 
and GaN HEMT. The core of the model extraction methodology for these two types of RF 
power transistors is not substantially different. What most distinguishes these two 
technologies, in what modelling is concerned, is the low-frequency dispersion observed in 
the GaN HEMTs subject to trapping effects. This being the case, this chapter starts by 
presenting a generic model extraction methodology without trapping effects being suitable 
for GaN HEMT and Si LDMOS (with some modifications) devices and then, a novel 
extraction methodology to incorporate the trapping effects in the GaN HEMT Model is 
presented.   
For validation purposes of the generic extraction methodology, a single GaN HEMT 
die with 3mm of gate width was used, which a measurement based model was extracted. 
This generic extraction methodology was also validated for high power devices using a 
GaN HEMT packaged 6-Cell x 2.7mm device, where the model was obtained by scaling 
the 3mm device model previously extracted. Both models were validated by comparing 
the predictions with the CW measurements over a class AB PA: AM/AM, AM/PM, output 
power and efficiency Load Pull contours. The trapping effects extraction methodology for 
GaN HEMT devices was also validated using the same devices. 
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2.1. General Nonlinear Model Extraction  
2.1.1 Extraction Procedure 
A GaN HEMT die can be modelled by the equivalent circuit presented in Fig. 2.1, 
which is composed by the extrinsic parasitic elements and by the intrinsic elements [61]. It 
should be noted that for Si LDMOS there is no input diode. Since the extrinsic elements 
are linear, the intrinsic reference plane, needed to extract the bias-dependent intrinsic 
elements, can be obtained using known de-embedding techniques. Thus, the proposed 
methodology to extract a model for a GaN HEMT die (without considering the observed 
long-term memory effects) has the following steps: 
1. Extract the extrinsic elements 
2. De-embed the extrinsic and extract the bias-dependent small-signal intrinsic 
elements. 
3. Fit the intrinsic elements with physically meaningful nonlinear functions. 
4. Implement the large-signal model 
5. Validate the obtained model 
 
Fig. 2.1 – The adopted GaN HEMT die equivalent circuit  
In the following sub-sections it is explained with more detailed this extraction 
methodology showing some examples for each extraction procedure step. 
A. EXTRACTING OF THE EXTRINSIC ELEMENTS 
From the physical knowledge of the device, a suitable equivalent circuit topology of 
the extrinsic components for the GaN HEMT die [61] was chosen, which is presented in 
Fig. 2.1.  
Cpg
Cpd
Rg1 Lg1 Rd1Ld1
Rs1
Ls1
IDS CDSCGS
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The extraction of the extrinsic components can be conducted using analytical 
methods [62]–[67] or nonlinear optimization [68]–[72]. In general, the first ones are 
preferred because the extraction is faster than using optimization methods. However, for 
GaN-HEMT devices, there is no analytical methods to extract, completely and 
independently, all extrinsic elements, namely a method to separate the channel resistor, 
Rc, from the parasitic drain resistor, Rd, as it will be explained later on. 
Although the analytical methods cannot provide a correct solution, they can be used 
to obtain a good first estimation or to get boundaries so that these results can be used in 
the optimization process. Therefore, this section starts with a brief introduction on how to 
get the initial conditions using analytical methods and then the optimization process to 
extract the complete extrinsic elements will be addressed. 
Extrinsic Element Extraction Using Analytical Methods 
The FET channel can be modulated by a distributed RC network when VDS=0 [73]. 
According to the theory described in [73], the impedance parameters Zij of the two-port 
network that stands for the intrinsic channel – where the input port is located at the gate-
source nodes and the output port at the drain-source nodes –,  can be given by [62]: 
 𝑍11𝑖𝑛 =
𝑅𝑐
3
+
𝑅𝑑𝑦
1 + 𝑗𝜔𝐶𝑦
≈
𝑅𝑐
3
+ 𝑅𝑑𝑦 =
𝑅𝑐
3
+
𝑛𝑘𝑇
𝑞𝐼𝑔
 (2.1) 
 𝑍12𝑖𝑛 = 𝑍21𝑖𝑛 =
𝑅𝑐
 
 (2.2) 
 𝑍22𝑖𝑛 = 𝑅𝑐 (2.3) 
where Rc is the channel resistor, n the ideality factor, k the Boltzmann constant, T the 
temperature, q the electron charge and Ig the dc gate current. 
As the device is a small die, the influence of the Cpg and Cpd parasitic capacitances 
is negligible (otherwise it is necessary to extract the Cpg and Cpd first) and so, the Z-
parameters of the extrinsic FET can be written as [62]: 
 𝑍11 = 𝑅𝑠 + 𝑅𝑔 +
𝑅𝑐
3
+
𝑛𝑘𝑇
𝑞𝐼𝑔
+ 𝑗𝜔(𝐿𝑠 + 𝐿𝑔) (2.4) 
 𝑍12 = 𝑍21 = 𝑅𝑠 +
𝑅𝑐
 
+ 𝑗𝜔𝐿𝑠 (2.5) 
 𝑍22 = 𝑅𝑠 + 𝑅𝑑 + 𝑅𝑐 + 𝑗𝜔(𝐿𝑠 + 𝐿𝑑) (2.6) 
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After the Z-parameters resistive part extraction (from measurements) for the bias 
points where VDS is equal to zero and for all VGS values in which the gate current can be 
measured, a curve fitting to the Re(Z11) vs 1/Ig can be applied to obtain the Rs+Rg+Rc /3 
value, eliminating the equivalent impedance of the gate-channel Schottky junction, 
nkT/qIg. As it is shown in Fig. 2.2, the curve fitting results in Rs+Rg+Rc /3=1.47Ω. 
 
Fig. 2.2 – Curve-fitting of the real part of Z11 versus the inverse of the gate current.  
From averaging Re(Z21) and Re(Z22), the Rs+Rc/2=0.36Ω and Rs+Rd+Rc=2.05Ω can 
be obtained, respectively. 
At this point, there are three equations and four unknowns and so, to extract the Rs, 
Rg, Rd and Rc another equation is necessary. Fukui proposed a method to obtain the 
required equation [74]. 
In order to apply the Fukui method a lot of measurements in the triode zone are 
necessary to represent the Re(Z22) vs X(VGS), in which X(VGS) is the function that models 
the intrinsic channel resistor (Rc): 
 𝑋(𝑉𝐺𝑆) = (1 − √
𝑉𝐺𝑆 − 𝑉𝑏𝑖
𝑉𝑝𝑜
)
−1
 (2.7) 
Since this method was developed for MESFET devices, it cannot be guaranteed that 
the channel resistance of HEMT devices follows (2.7), and so the Vbi and Vpo values are 
not well defined. To circumvent this problem, the best values that make the Re(Z22) 
linearly dependent with the X(VGS) function were chosen, as is shown in Fig. 2.3. With this 
method, all resistors Rg=1.13Ω, Rd=1.58Ω and Rs=0.25Ω can be estimated. 
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Fig. 2.3 – Real part of Z22 in triode zone to extract Rc and (Rd and Rs). 
It should be noted that for Si LDMOS devices the above methods cannot be directly 
applied since the gate of these devices is DC isolated. However, other analytical methods 
have been applied successfully to Si LDMOS devices [65],[66]. 
In order to extract the extrinsic inductors, Lg, Ld and Ls, a curve-fitting was applied to 
the Z-parameters imaginary part measured in “forward bias” regime (VDS=0 and VGS>>VT) 
giving more weight to high frequencies where the inductors have more impact. 
The obtained all extrinsic components’ values are presented in Table 2.1.  
Table 2.1 – Extracted extrinsic components using the analytical method. 
Rg Rd Rs Lg Ld Ls 
1.13 Ω 1.58 Ω 0.25Ω 54.73pH 164.04pH 7.06pH 
 
As it was already mentioned, the obtained extrinsic values with this analytical 
method are only useful to obtain a good first estimation to use in the optimization process. 
In order to check if this first estimation of the extrinsic values is good, in Fig. 2.4 it is 
possible to observe the S-parameters after de-embedding the extracted extrinsic 
components. The obtained values for the resistors seem to be higher than their correct 
values since they lead to intrinsic (after de-embedding) S11 and S22 that fall out of the 
Smith chart (estimated |Sii|>1). 
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Fig. 2.4 – Estimated intrinsic S-parameters after de-embedding the extracted extrinsic 
components obtained using the analytical method.  
In addition, since the FET channel for VDS = 0 and VGS << VT can be modelled by the 
equivalent circuit presented in Fig. 2.5 [75], for high frequencies the channel capacitances 
are short-circuited and so, the values of Rs+Rg and Rd+Rs can be estimated directly from 
the real part of Z11 and Z22, as shown in Fig. 2.6, and use these values to check how far 
the extracted values stand from the correct ones. It should be noted that this method is 
very sensitive to the measurement quality, as any wrong calibration can easily corrupt the 
parasitic resistors’ extraction.  
 
  
Fig. 2.5 – FET channel equivalent circuit for VDS = 0 and VGS << VT. 
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Fig. 2.6 – Real part of a) Z11 and b) Z22.  
The extracted values of Rs+Rg and Rd+Rs are equal to 1.16Ω and 1.39Ω, 
respectively. These results are different from the ones previously extracted. These 
discrepancies lead us to consider that the intrinsic channel resistance, Rc, is, indeed, 
modelled with a different X(VGS) function than the one proposed by Fukui. Therefore, the 
extracted extrinsic values are only used to get a first estimate (initial condition) for the 
extraction technique based on optimization, which it will be presented next. 
Extrinsic Element Extraction Using Optimization methods 
In theory, the optimization should be done for all bias points in order to constrain 
even more the curve fitting of S- and Y-parameters to the adopted model. However, this is 
extremely time-consuming and its practical usefulness is questionable. Therefore, it is 
necessary to choose few adequate bias points to perform a fast and correct optimization. 
In order to perform this optimization it is also necessary to select a model for the intrinsic 
FET that is suitable for all bias points considered in the optimization process.  
It was found that only two bias points are enough to extract reasonable values for 
the extrinsic elements, as it will be shown later on. The selected bias points were both in 
“Cold FET” operation, i.e. VDS = 0, with VGS << VT and another one with VGS >> VT. With 
these bias points, the optimization is constrained to correctly fit the parallel and series 
elements at the same time, since the first one leads to a high impedance state of the 
intrinsic network, while the other leads to a low impedance state.  
The adopted equivalent model was a -network, that already includes the resistive 
part when the FET is biased in “Forward bias” condition [76], i.e VGS >> VT, as shown in 
Fig. 2.7, and it can be reduced for the capacitive -network model already presented for 
VGS << VT in Fig. 2.5. 
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Fig. 2.7 – FET channel equivalent circuit for VDS = 0 and VGS >> VT. 
Different bias points result in different intrinsic values, whereas the extrinsic 
elements are the same. Therefore, the two schematics presented in Fig. 2.5 and Fig. 2.7 
were optimized with the same extrinsic elements at the same time. In order to constrain 
even more the optimization and to get values with physical meaning for the extrinsic 
elements, the curve fitting should be done at the intrinsic and extrinsic reference planes. 
Fig. 2.8 shows the curve fitting results for the 3mm device die while Table 2.2 shows the 
correspondent extrinsic values. 
 
Fig. 2.8 – Curve-fitting to the S-parameters to extract all extrinsic components. 
Table 2.2 – Extracted extrinsic components using optimization methods. 
Rg Rd Rs Lg Ld Ls Cpg Cpd 
1.29 Ω 0.93 Ω 0.09Ω 54.1pH 167.3pH 4.95pH 26.6pF 68.8pF 
 
After the extrinsic elements extraction and de-embedding, the S-parameters of the 
assumed intrinsic model can be obtained for all bias points shown in Fig. 2.9. Now, both 
S11 and S22 are inside of Smith chart which is an indication that the extracted extrinsic 
values are correct (or, at least, physically consistent). 
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Fig. 2.9 – Estimated intrinsic S-parameters after de-embedding the extracted extrinsic 
components obtained via optimization. 
In order to test the implemented optimization robustness, it was repeated the 
process with random initial conditions several times and, the obtained values were almost 
the same. The optimization using more bias points was also tried and the results were 
very similar. Therefore, it is not necessary to include more bias points, reducing this way 
the computational time required for the extraction. 
B. EXTRACTION OF THE BIAS-DEPENDENT SMALL-SIGNAL INTRINSIC ELEMENTS 
To extract the bias-dependent small-signal intrinsic elements it is necessary to 
choose a small-signal equivalent model for the intrinsic device. The adopted model has 
eight parameters: Cgs, Cgd, Cds, Rgd, Rgs, Gm, Gds and , and it is presented in Fig. 2.10. 
  
Fig. 2.10 – Adopted model for the small-signal intrinsic device. 
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With this simple model the intrinsic Y-parameters can be calculated: 
 𝑌int𝑟𝑖𝑛𝑠𝑖𝑐 = [
𝑦11 𝑦12
𝑦21 𝑦22
] = [
𝑌𝑔𝑠 + 𝑌𝑔𝑑 −𝑌𝑔𝑑
𝑌𝑚 − 𝑌𝑔𝑑 𝑌𝑑𝑠 + 𝑌𝑔𝑑
] (2.8) 
where Ygs, Yds, Ygd and Ym are given by: 
 𝑌𝑔𝑠 =
𝜔2𝜏𝑔𝑠𝐶𝑔𝑠
1 + 𝜔2𝜏𝑔𝑠2
+ 𝑗
𝜔𝐶𝑔𝑠
1 + 𝜔2𝜏𝑔𝑠2
, 𝜏𝑔𝑠 = 𝑅𝑔𝑠 ⋅ 𝐶𝑔𝑠 (2.9) 
 𝑌𝑔𝑑 =
𝜔2𝜏𝑔𝑑𝐶𝑔𝑑
1 + 𝜔2𝜏𝑔𝑑
2 + 𝑗
𝜔𝐶𝑔𝑑
1 + 𝜔2𝜏𝑔𝑑
2 , 𝜏𝑔𝑑 = 𝑅𝑔𝑑 ⋅ 𝐶𝑔𝑑 (2.10) 
 𝑌𝑑𝑠 = 𝑔𝑑𝑠 + 𝑗𝜔𝐶𝑑𝑠 (2.11) 
 𝑌𝑚 = 𝑔𝑚𝑒
𝑗𝜔𝜏 {
1 − 𝑗𝜔𝜏𝑔𝑠
1 + 𝜔2𝜏𝑔𝑠2
} (2.12) 
The next step is to calculate the measured Ygs, Yds, Ygd and Ym using the measured 
Y-parameters, (2.13), (2.14), (2.15) and (2.16), respectively. With the admittances of each 
branch, all parameter values can be analytically extracted for all bias points. 
 𝑌𝑔𝑑 = −𝑦12 (2.13) 
 𝑌𝑔𝑠 = 𝑦11 + 𝑦12 (2.14) 
 𝑌𝑑𝑠 = 𝑦22 + 𝑦12 (2.15) 
 𝑌𝑚 = 𝑦21 − 𝑦12 (2.16) 
The Cgd and Rgd values can be extracted using a Matlab nonlinear curve fitting tool 
to fit the real and imaginary part of Ygd at the same time. The same procedure can be 
applied to Ygs to extract the Cgs and Rgs. To extract the Cds and gds a linear curve-fitting 
can be applied to the real and imaginary parts, respectively. The gm and  can be obtained 
by averaging the results provided by (2.17) and (2.18), respectively. Fig. 2.11 shows the 
obtained curve fitting results for some bias points.  
 𝑔𝑚 ↔ |
𝑌𝑚 ⋅ 𝑌𝑔𝑠
∗
Im(𝑌𝑔𝑠)
| (2.17) 
 𝜔𝜏 ↔ −
𝜋
 
+ ∠𝑌𝑚 − ∠𝑌𝑔𝑠 (2.18) 
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Fig. 2.11 – Obtained Y-parameters curve fitting results for some bias points. 
The obtained profiles of the Cgs, Cgd, Cds, gm and gds are shown in Fig. 2.12. These 
intrinsic elements values variation with VDS and VGS is in agreement with the known 
physical behaviour of GaN-HEMT devices, which provides a high confidence on the 
obtained values, and so, on the extraction procedure. 
In order to compare the S-parameters of the extracted model with the 
measurements, a bias-dependent small-signal intrinsic equivalent circuit model was 
implemented in ADS with Look-Up-Tables (LUTs). The obtained results can be shown in 
Fig. 2.13, where it is possible to see an excellent accuracy between the small-signal 
model and the measurements. 
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Fig. 2.12 – Extracted a) Cgs; b) Cds; c) Cgd; d) ; Gm e) Gds profiles. 
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Fig. 2.13 – Comparison between the S-parameters obtained from measurements with the ones 
obtained from simulations of the small-signal bias dependent model. 
C. LARGE-SIGNAL FORMULATION AND IMPLEMENTATION 
The most important task for obtaining a nonlinear model of the device is to choose a 
suitable large-signal formulation that is capable to predict the measurements, otherwise a 
good fit between the measurements and the model will never be obtained. This being the 
case, first it is necessary to look to the extracted bias-dependent small-signal intrinsic 
elements’ variation with VDS and VGS and then choose an appropriated large-signal 
formulation to fit the extracted profiles. 
Regarding the drain-to-source current, iDS(vGS,vDS), the adopted model was the 
Fager-Pedro model firstly developed for LDMOS [33] devices which was then extended to 
GaN HEMTs devices [34]: 
 𝑉𝑇(𝑣𝐺𝑆, 𝑣𝐷𝑆) = 𝑉𝑇0 + 𝛾 tanh(𝛼𝑇 ∙ 𝑣𝐷𝑆) (2.19) 
 𝑉𝐺𝑆1(𝑣𝐺𝑆 , 𝑣𝐷𝑆) = 𝑣𝐺𝑆 − 𝑉𝑇(𝑣𝐺𝑆 , 𝑣𝐷𝑆) (2.20) 
 𝑉𝐺𝑆2(𝑣𝐺𝑆 , 𝑣𝐷𝑆) = 𝑣𝐺𝑆1 −
1
 
(𝑣𝐺𝑆1 +√(𝑣𝐺𝑆1 − 𝑉𝐾)2 + Δ2 −√𝑉𝐾2 + Δ2) (2.21) 
 𝑉𝐺𝑆3(𝑣𝐺𝑆 , 𝑣𝐷𝑆) = 𝑉𝑆𝑇 ∙ ln(1 + 𝑒
𝑣𝐺𝑆2 𝑉𝑆𝑇 ) (2.22) 
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𝐼𝐷𝑆(𝑣𝐺𝑆 , 𝑣𝐷𝑆) = 𝛽
𝑉𝐺𝑆3
2
1 +
𝑉𝐺𝑆3
𝑝𝑙𝑖𝑛
𝑉𝐿
∙ (1 + 𝜆𝑉𝐷𝑆) ∙ tanh (
𝛼𝑉𝐷𝑆
𝑉𝐺𝑆3
𝑝𝑠𝑎𝑡) (2.23) 
It should be noted that the adopted model has a slight modification from the one 
presented in [34], namely the threshold voltage variation with VDS as expressed  (2.19), to 
obtain better curve fitting results.  
In order to obtain better predictions of the nonlinearity and the efficiency, the 
optimization should be conducted to fit the extracted bias-dependent Gm and Gds with the 
respective derivatives of (2.23) with respect to vGS and vDS. Fig. 2.14 and Fig. 2.15 show 
the achieved fit of the large-signal model with the measurements and, the correspondent 
parameters of the iDS(vGS,vDS) model are shown in Table 2.3. 
 
  
Fig. 2.14 – Achieved fit of the large-signal model with the measured Gm. 
  
Fig. 2.15 – Achieved fit of the large-signal model with the measured Gds. 
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Table 2.3 – Parameters of the iDS(vGS,vDS) large-signal model 
0TV  VK   VST plin VL  psat    T  
-2.36 3.95 0.96 0.095 1.219 0.786 0.4 1.228 0 1.165 0.842 0.00948 
 
It was found that due to long-term memory effects the Gm and Gds are inconsistent 
[77], i.e do not obey the equality (2.24). Therefore, if the Gm and Gds were integrated, 
distinct iDS(vGS,vDS) are obtained and so, it is impossible to obtain a perfect fit at the same 
time to the Gm and Gds. Thus, the extracted iDS(vGS,vDS) function corresponded to a 
compromise between them. This issue will be focused on the second part of this Chapter, 
in which long-term memory effects, observed in GaN HEMTs were addressed, presenting 
a solution to circumvent the Gm and Gds inconsistency. 
 
∂𝐺  𝑚
 (𝑣  𝐺𝑆
 , 𝑣  𝐷𝑆
 )
∂𝑣  𝐷𝑆
 =
∂𝐺𝑑𝑠(𝑣  𝐺𝑆
 , 𝑣  𝐷𝑆
 )
∂𝑣  𝐺𝑆
  (2.24) 
On what capacitances are concerned, practically the same formulation was adopted 
for all capacitances, as shown in (2.25), (2.26) and (2.27). Only the Cgs formulation has a 
second term in order to obtain a better fit for high VGS voltages. Although the formulation is 
practically the same for all capacitances, the parameters of the equations are completely 
different (see Table 2.4), namely the KCgsx, KCgd0 and KCds0 which determine the slope of 
the hyperbolic tangents. 
 
𝐶𝑔𝑠(𝑣𝑔𝑠) = 𝐶𝑔𝑠0 +
𝐴𝑔𝑠0
 
[1 + tanh(𝐾𝑔𝑠0[𝑣𝑔𝑠 − 𝑉𝐶𝑔𝑠0])]
+
𝐴𝑔𝑠1
 
[tanh(1 + 𝐾𝑔𝑠1[𝑣𝑔𝑠 − 𝑉𝐶𝑔𝑠1])]
 (2.25) 
 𝐶𝑑𝑠(𝑣𝑑𝑠) = 𝐶𝑑𝑠0 +
𝐴𝑑𝑠0
 
[1 + tanh(𝐾𝑑𝑠0[𝑣𝑑𝑠 − 𝑉𝐶𝑑𝑠0])] (2.26) 
 𝐶𝑔𝑑(𝑣𝑑𝑔) = 𝐶𝑔𝑑0 +
𝐴𝑔𝑑0
 
[1 + tanh(𝐾𝑔𝑑0[𝑣𝑔𝑑 − 𝑉𝐶𝑔𝑑0])] (2.27) 
For the Cgs, by observation of the measured data (Fig. 2.16), it is possible to see 
that the Cgs starts with a constant low value, then increases until reaching a constant high 
value, and, finally, for high VGS voltages, the Cgs rises again until it stabilizes in its highest 
value. Therefore, two hyperbolic tangent functions can fit this measured data with positive 
KCgs. The consideration of Cgs variation with VDS was not taken into account, since this 
model complexity increase does not correspond to a significant accuracy improvement. 
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Table 2.4 – Parameters for all large-signal models of the capacitances. 
Cgs0 2.878 Cds0 0.398 
Ags0 4.395 Ads0 1.123 
Kgs0 3.625 Kds0 -0.0156 
VCgs0 -2.748 VCds0 -24.975 
Ags1 2.768 Cgd0 0.1 
Kgs1 1.159 Agd0 1.162 
VCgs1 -0.285 Kgd0 -0.0756 
  VCgd0 5.738 
 
  
Fig. 2.16 – Achieved fit of the large-signal model with the measured Cgs. 
Regarding the Cds and Cgd, it is possible to observe in the measured data (Fig. 2.17 
and Fig. 2.18, respectively) that both Cds and Cgd start with a high value to then slowly 
decrease to a small value. If a negative KCds and an appropriate breakpoint, VCds, are 
used, a hyperbolic tangent function can be also used to fit the measured data. It should be 
noted that it was assumed that the transistor will not operate with a negative VDS voltage. 
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Fig. 2.17 – Achieved fit of the large-signal model with the measured Cds. 
  
Fig. 2.18 – Achieved fit of the large-signal model with the measured Cgd. 
The S-parameters of the large-signal model in comparison with the measured ones 
indicate that there is a good agreement between them, as shown in Fig. 2.19. 
  
Fig. 2.19 – S-parameters of the large-signal model in comparison with the measured ones and with 
the ones obtained with small-signal bias dependent model. 
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D. LARGE-SIGNAL MODEL VALIDATION ON A 3MM GAN HEMT DEVICE 
The last step to conclude the 3mm GaN HEMT device modelling task was the 
validation of the implemented large-signal model. The first test performed was the 
comparison between the model predictions and the measured output power and efficiency 
load-pull contours. Fig. 2.20 shows the obtained results where it is possible to see the 
remarkable good agreement between the model predictions and the corresponding 
measurements. Only slight errors are visible for loads that are far from the optimum output 
and efficiency loads. 
  
Fig. 2.20 – Simulated efficiency and output power load-pull contours in comparison with 
measurements for the 3mm device. 
The previous experimental test only validates the efficiency and output power load-
pull contours. However, it is also necessary to check their absolute values. Otherwise, 
despite the possible good prediction of the contours’ shape, the absolute value predictions 
can be wrong. This being the case, the absolute values of the efficiency, output power and 
dc current are presented in the following figures, where it is also possible to see the 
reasonably good accuracy of the model: 
  
Fig. 2.21 – Simulated efficiency in comparison with the measurements for different load 
impedances. 
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Fig. 2.22 – Simulated output power in comparison with the measurements for different load 
impedances. 
  
Fig. 2.23 – Simulated dc drain current in comparison with the measurements for different load 
impedances. 
Then it was performed a comparison between the model predictions and the 
measured gain and efficiency versus output power for a particular load impedance 
between the optimum efficiency and output power load impedance. As it is possible to see 
in Fig. 2.24, the gain and output power predictions by the model are very accurate, only 
the predicted efficiency is 3% lower than the measured one in full power regime. 
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Fig. 2.24 – Simulated Gain and efficiency versus output power in comparison with the 
measurements. 
2.1.2 Practical Example of High Power Device Modelling 
A. SCALING RULES AND PACKAGE EXTRACTION 
Most of the times the extraction capability is limited to small devices. Therefore, to 
extract models for high power devices, some scaling rules are needed to obtain the 
desired model for large devices from the small ones. 
High power devices have a higher gate periphery due to an increase of the number 
of gate fingers and/or to an increase of the gate width. As shown in the illustration of the 
FET device depicted in Fig. 2.25, the parameter values should change in a different way 
from a small to a large transistor, depending on whether the device has higher gate width 
or several FET’s in parallel. Consequently, there are two different scaling factors: 
1) related to the gate width: 
 𝑠𝑓𝑊𝑔 =
𝑊𝑔𝑛𝑒𝑤
𝑊𝑔
 (2.28) 
2) related to the number of gate fingers: 
 𝑠𝑓𝑁𝑔 =
 𝑔𝑛𝑒𝑤
 𝑔
 (2.29) 
where Wgnew and Ngnew denote the new gate width and the new number of gate fingers, 
respectively. As an example, to scale the 3mm single die to a 6-Cell 2.7mm device the 
scaling factor sfWg should be equal to 2.7/3=0.9 and the sfNg scaling factor equal to 6. 
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Fig. 2.25 – Illustration of a FET device, from [3]. 
Since it was not measured any more S-parameter from other devices with different 
gate peripheries, commonly scaling rules [78], [79] were applied: 
For capacitors and IDS: 
 𝑃𝑛𝑒𝑤 = 𝑃0 ⋅ 𝑠𝑓𝑊𝑔 ⋅ 𝑠𝑓𝑁𝑔 (2.30) 
For inductors and Rg: 
 𝑃𝑛𝑒𝑤 = 𝑃0 ⋅
𝑠𝑓𝑊𝑔
𝑠𝑓𝑁𝑔
 (2.31) 
For the other resistors: 
 𝑃
𝑛𝑒𝑤 =
𝑃0
𝑠𝑓𝑊𝑔𝑠𝑓𝑁𝑔
 (2.32) 
where Pnew is the scaled version parameter of the new device. 
B. HIGH POWER GAN HEMT DEVICE MODELING 
This sub-section concludes the modelling procedure for high power GaN-HEMT 
devices without considering the long-term memory effects. A packaged 6-Cellx2.7mm was 
used for the experimental validation of the extraction procedure in a high power device. 
Package Extraction 
Since this is a packaged device with a large gate-periphery and with pre-matching 
circuits (at least at the input), it is expected that the extrinsic equivalent circuit elements 
now play a determinant role on the overall device behaviour. Therefore, it is necessary to 
know the package structure in order to translate it into a suitable equivalent circuit 
obtaining a good S-parameters curve-fit. 
Fig. 2.26 illustrates the package structure of the 6-Cell 2.7mm device, which it is 
translated in the large-signal equivalent circuit model presented in Fig. 2.27. 
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Fig. 2.26 – Illustrative high power device structure. 
 
Fig. 2.27 – Package 6-Cell device equivalent circuit. 
The extraction of the package element values can be done using two different ways: 
1) made by measuring “dummy” devices where the die was replaced by a known 
MOSCAP keeping the bond wire connections as equal as possible to the ones used in the 
die connection and where the die was simply removed. These “dummy” devices allow the 
extraction of the package elements made separately from the intrinsic elements;  
2) made by measuring the entire device (including the die) and perform the 
package optimization with the intrinsic elements. 
The first extraction technique is the preferred one since the optimization is done 
separately from the intrinsic elements and so, there is no error propagation. However, 
most of the times it is impossible to obtain measurements of the “dummy” devices 
because it is necessary to ask the foundry to build this “dummy” device.  
Consequently, the second approach was adopted, where the intrinsic elements were 
first scaled from the previously extracted 3mm device model to obtain the respective high 
power 6-Cellx2.7mm device. Then, it was performed an optimization of the package 
elements to fit the measured S-parameters of the entire device. In order to constrain even 
more this optimization process, at the same time, it was also performed an optimization of 
G D
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the pulsed CW small-signal gain for several load impedances between the optimum 
efficiency and output power impedances. The obtained S-parameters and the CW small-
signal gain are presented in Fig. 2.28 and Fig. 2.29, respectively.  
  
Fig. 2.28 – Simulated S-parameters (for VDS=50 V and Idq=100mA) of the model – when the 
package was extracted with a compromise between the S-parameters of the entire 
device and the small-signal from the swept input power data – in comparison with the 
measurements. 
 
Fig. 2.29 – Small-Signal gain of the final model for different loads. 
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Experimental Validation 
The linear predictions of the model were already validated during the package 
extraction. Now, it is necessary to validate the nonlinear predictions, starting by the 
validation of the AM/AM, AM/PM and efficiency versus input power for different load 
impedances between the optimum efficiency and output power loads. Fig. 2.30 shows the 
good agreement between the predictions and measurements of these characteristics for 
the two optimum loads. 
 
 
Fig. 2.30 – Simulated gain, phase shift and efficiency versus output power in comparison with the 
measurements of the 6-Cellx2.7mm GaN HEMT device. 
The next validation step is the comparison between the model predictions and the 
measurements of the efficiency and output power load-pull contours, which are presented 
in Fig. 2.31. Although the fit between the predictions and the measurements of the load-
pull contours with the load variation is not perfect, it is believed to be already sufficiently 
accurate to allow the use of this model in power amplifier designs, namely Doherty 
architectures.  
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Fig. 2.31 – Efficiency and output power load-pull contours predictions in comparison with the 
measured ones of the 6-Cellx2.7mm GaN HEMT device. 
Again, in the following figures, it is also tested the absolute values for each load 
impedance, showing also the reasonably good agreement between the predicted and 
measured values: 
  
Fig. 2.32 – Simulated output power in comparison with the measurements for different load 
impedances for the 6-Cellx2.7mm GaN HEMT device. 
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Fig. 2.33 – Simulated efficiency in comparison with the measurements for different load 
impedances for the 6-Cellx2.7mm GaN HEMT device. 
  
Fig. 2.34 – Simulated dc drain current in comparison with the measurements for different load 
impedances for the for the 6-Cellx2.7mm GaN HEMT device. 
2.2. Nonlinear Model Extraction Methodology suitable for GaN 
HEMTs  
In the previous sub-section, a model extraction methodology, without considering 
any trapping effects, was presented. However, since in GaN HEMT devices these effects 
are very noticeable, some approximations were needed to obtain a model capable of 
predicting the load-pull contours, namely the compromise between the Gm and Gds.  
Now, in this second part, this issue is addressed presenting an extraction 
methodology that can circumvent this problem using a double pulse technique to extract a 
GaN HEMT model with trapping effects. For this, it was first extracted a model for the 
1mm device, and then the static and dynamic characteristics were validated using a 3mm 
device. 
0 20 40 60 80 100 120 140
45
50
55
60
65
70
75
80
85
index load
E
ff
ic
ie
nc
y 
(%
)
 
 
Meas
ADS model
Z_Pwr
Z_EffMeas Model
0 20 40 60 80 100 120 140
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
index load
Id
c 
(m
A
)
 
 
Meas
ADS model
Z_Pwr
Z_Eff
Meas Model
Nonlinear Modelling of Power Transistors useful for Nonlinear Distortion Analysis 
43 
2.2.1 GaN HEMT Trapping Effects 
The charge carrier trapping has been known since the GaAs devices. It is caused by 
the deep level states in the forbidden band, between the valence and conduction bands, 
and is due to layer mismatches, crystals imperfections or presence of impurities [80], [81]. 
As it is illustrated in Fig. 2.35, the surface traps are the cause of a virtual gate, which is 
responsible for the observed gate-lag phenomena, whereas the buffer and the substrate 
traps result in a so-called back-gating, which is responsible for the drain-lag phenomena 
[82]. Thus, according to the known physics understanding of these phenomena, all 
trapping effects contribute to modify the gate-channel transversal field via a “new gate” or 
a modified intrinsic threshold voltage. In fact, several equivalent circuit models have been 
proposed to model these trapping effects by changing the intrinsic threshold voltage, VT, 
[83], [84].  
  
Fig. 2.35 – Illustration of the virtual gates in GaN HEMT devices due to the trapping effects. 
On what gate-lag is concerned, its effect can be observed when the VGS is changed 
(applying a VGS step in the transistor) and measured the IDS current response from 
different VGS quiescent points, VGS0. As it is illustrated in Fig. 2.36, since the traps 
associated to the gate-lag are donor-like, when the VGS is increased, it is observed a 
detrapping process that induces a positive charge in the virtual surface gate, leading to a 
slow increase of IDS instead of an abrupt change. On the other hand, when the VGS is 
decreased, the IDS current decreases slowly for a lower level than the expected if the 
transistor would not suffer from trapping effects. 
  
Fig. 2.36 – Illustration of the VGS step up and step down and the respective IDS response. 
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Regarding the drain-lag, its effects can be observed when the VDS changes abruptly 
and the measured IDS current is not consistent with the VDS variation. Moreover, the 
observed inconsistency in the IDS response varies with the quiescent bias point, VDS0. As it 
is illustrated in Fig. 2.37, contrary to the gate-lag, when the VDS steps up the 
instantaneous IDS current is higher than in the steady-state. This is due to the fact that the 
traps associated to the drain-lag are acceptor-like, and so, the charge carriers are 
gradually captured in the deep levels, the substrate or buffer layer traps (virtual gate) 
becomes negatively charged, leading to a channel current decrease. When the VDS steps 
down, this virtual gate takes a long time to release its captured electrons, which is 
observable as a long recovery of the IDS current [80] from a minimum just after the step 
down to its much higher steady-state value. The time associated to this IDS recovery 
(detrapping process) is normally much higher than the time constant associated to the 
trapping process [85]. 
  
Fig. 2.37 – Illustration of the VDS step up and step down and the respective IDS response. 
2.2.2 Drain-lag Phenomenon and its Effects on the I/V curves 
Nowadays, with the progress in the manufacturing process of the GaN HEMT 
devices, namely using passivation and/or surface treatment and gate field plating, the 
gate-lag effects can already be significantly reduced or even eliminated [86][87]. Fig. 2.38 
presents a set of iDS pulses collected when VGS was pulsed for different values (from -5V 
to 0V) and VDS was kept constant and equal to 25V. As it is possible to see, aside from a 
transient response due to the pulsing system, gate-lag effects are indeed not visible.  
On the other hand, the drain-lag phenomenon remains, which introduces several 
problems on the power amplifier linearizability. As an example, in Fig. 2.39 are shown the 
IDS pulses when the VGS is kept constant and equal to -2.6V and the VDS is pulsed to 
different values (from a VDSQ =20V). The significant change of the quiescent current for 
different VDS is definitely a manifestation of the drain-lag effects. 
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Fig. 2.38 – Zoom of the iDS pulses when VGS was pulsed for different values (from -5V to 0V with 
VGSQ=-5V) and VDS was kept constant and equal to 25V.   
 
Fig. 2.39 – Zoom of the IDS pulses when the VDS is pulsed for different values (from a VDSQ=20V) 
and the VGS is kept constant and equal to -2.6V. 
In addition, it is observed that the pulsed IDS waveform response when VDS is pulsed 
always for the same value – for example 25V, as presented in Fig. 2.38 – does not 
change with different VGS pulses. Therefore, from these observations, it is assumed that 
the drain-lag can be completely identified by the instantaneous vds and the quiescent VDSQ 
values. This means that the trap charge state is neither dependent on vgs or ids. 
In Fig. 2.40 it is possible to see, in more detail, the measured iDS transient responses 
to step up and step down vDS stimuli (where first it was pulsed from VDSQ=20V to a peak 
vDS voltage pulse VdsP=45V and then return to the VDSQ =20V, whereas the VGS was kept 
constant to VGS=-2.6V). There, it is clearly shown that the time constant associated to the 
iDS recovery (electron release or detrapping process) is much higher than the one 
associated to the electron capture or trapping process. 
Since the minimum pulse width of present high-power I/V pulser systems is higher 
than the time constants associated to the charge carrier trapping, it is the vDS peak voltage 
that imposes the trapping state, whenever vDS is pulsed from a lower value to a higher one 
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(step up) [88]. On the other hand, when the vDS is pulsed from a higher value to a lower 
one (step down), the instantaneous iDS value depends on the previous steady-state vDS 
voltage due to the long-time constant associated to the detrapping process.  
 
Fig. 2.40 – Measured iDS responses for a) vDS step up and b) step down stimuli.  
Consequently, these mechanisms produce different pulsed I/V curves depending on 
whether vDS voltage is pulsed from a lower value to a higher one or vice-versa. Fig. 2.41 
illustrates this by presenting two sets of I/V curves obtained from the same transistor but 
one with VDSQ = 0V and another with VDSQ = 30V. In the first one, the trap state is always 
changing as it follows the vDS pulse amplitude. In the second one, however, for vDS pulses 
lower than the VDSQ, the trap state is determined by VDSQ obtaining a completely different 
I/V profile, while, for vDS pulses higher than the VDSQ, the FET is in the same condition as 
with VDSQ = 0V, accompanying that I/V profile.  
 
Fig. 2.41 – Comparison between two sets of measured pulsed I/V curves obtained with different 
quiescent vDS voltages, VDSQ=0V and VDSQ=30V.  
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It should be noted that, for vDS values lower than the vDSQ, the obtained I/V curves 
can be considered iso-dynamic with respect to the drain-lag effects, whereas in other 
conditions the I/V curves are not iso-dynamic, which complicates the modelling task. 
2.2.3 Nonlinear Model Formulation 
As it was already mentioned, if the trapping charge changes with the pulses, 
inconsistent Gm and Gds curves can be obtained (which is an evidence of a non-quasi-
static model) resulting in the inequality (2.33), i.e. the obtained iDS curves by Gm or Gds 
integration are different, as shown in the example presented in Fig. 2.42 (the path 
integration of iDS depends on the selected trajectory in the vGS, vDS plane). 
 
∂𝐺  𝑚
 (𝑣  𝐺𝑆
 , 𝑣  𝐷𝑆
 )
∂𝑣  𝐷𝑆
 ≠
∂𝐺𝑑𝑠(𝑣  𝐺𝑆
 , 𝑣  𝐷𝑆
 )
∂𝑣  𝐺𝑆
  (2.33) 
 
Fig. 2.42 – I/V curves a) obtained by integration of the Gm(VGS,VDS) and Gds(VGS,VDS) and b) dc I/V 
curves.  
Therefore, it is necessary to implement a procedure to extract a quasi-static model 
of the channel current and charges and then incorporate the long term memory in this 
model. 
The adopted model is a parametric function of the instantaneous values of vGS and 
vDS, and whose parameter vector  (which includes all ids model parameters that vary with 
the trapping charge state – for example , , VT, etc.) is a function of the trap charge, 
herein represented by the trapping-state control voltage vC, which plays the role of the 
model controlling parameter:  
 𝑖𝐷𝑆(𝑡) = 𝑓{𝑣𝐺𝑆(𝑡), 𝑣𝐷𝑆(𝑡), 𝜃[𝑣𝐶(𝑡)]} (2.34) 
As a parametric model, f(.) is a unique static function (i.e., it obeys the quasi-static 
assumption), and vC(t) is the control voltage, vC, across the capacitor of a nonlinear RC 
network with a diode-switch [83], as illustrated in Fig. 2.43, which has associated two 
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time-constants: the faster charging time-constant and the much slower discharging one. It 
should be noted that the transfer function of the filter that converts the vDS voltage into the 
vC voltage is being approximated by a simpler differential equation, which is equivalent to 
a nonlinear low pass filter transfer function, with only two time constants. However, the 
real transfer function can be more complicated and, probably, depending on the device, it 
could be necessary more than one cell of this nonlinear low pass filter presented in Fig. 
2.43. 
 
Fig. 2.43 – Trap charge and discharge equivalent circuit. 
Being a parametric model, f(.) can be interpreted as a large set of K static 
iDS(vGS,vDS) models, each one dependent on a particular parameter vector k defined by its 
corresponding vC_k trap charge state, or quiescent VDSQ. With this in mind, the dynamic, or 
non-quasi-static, model has its origins on the evolution with time of vC(t), and so of [vC(t)], 
or of k(vC_k) if [vC(t)] were defined in K discrete points. 
Although the following discussion on the model format and its extraction is focused 
on the iDS model, it can be easily extended to the model of Qg(vGS,vDS) and thus to 
Cgs(vGS,vDS), Cgd(vGS,vDS) and Cds(vGS,vDS).  Actually, the objective is to obtain a quasi-
static model of the channel current and charges. 
2.2.4 Extraction Procedure 
A. EXTRACTION METHODOLOGY INTRODUCTION 
According to what was above explained, iDS(vGS,vDS)  can be uniquely defined – so 
that its form is constant regardless of the path along which it is tested – as long as vC(t) is 
kept constant. However, as vC(t) is dependent on vDS(t), the only way that vDS can be 
swept to extract a quasi-static iDS(vGS,vDS) model, and thus keeping constant vC[vDS(t)], is 
to take advantage of the widely separate trap charging and discharging time-constants. 
The S-parameters measurements with pulsed vDS should therefore always be conducted 
for vDS values smaller than the quiescent vDSQ (i.e., using step down excitations), and 
when the discharging processes have not yet started. This guarantees that the trap state 
is always kept constant and determined by the vDSQ. 
vDS vc
Rf
Re
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For example, setting vDSQ at 150V and pulsing vDS down to 60V (see Fig. 2.44) 
would allow us to extract a pulsed I/V model where iDS(vGS,vDS) is quasi-static and 
represented by: 
 𝑓{𝑣𝐺𝑆, 𝑣𝐷𝑆, 𝜃[𝑣𝐶(𝑉𝐷𝑆𝑄 = 150V)]} (2.35) 
where vC(vDSQ=150V)=150V. 
 
Fig. 2.44 – Illustration of the proposed measurement technique to obtain a quasi-static FET model. 
Unfortunately, breakdown or quiescent dissipation power conditions may prevent 
pulsing from such a high VDSQ. If that is the case, a double-pulse technique [88] can be 
used, as is illustrated in Fig. 2.45, where a first pulse is used to set the desired high VDSQ, 
whose duration is considerably higher than the trap charging time-constants, but 
sufficiently smaller than the self-heating time constants, or, at least, sufficiently small to 
prevent burning the device. 
Then, for extracting the iDS[vGS,vDS,(vC)] model threshold voltage dependence on 
the parameter vC, it is necessary to sweep this vC in a controllable way. For that, the 
above extraction will be repeated for as many quiescent points VDSQ as desired, starting at 
the wanted maximum vDS voltage, and obtaining several sets of I/V curves with the 
respective trap state imposed by the used VDSQ. 
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Fig. 2.45 – Illustration of the proposed double-pulsed measurement technique to obtain a quasi-
static model without damaging the device by excessive power dissipation. 
B. PULSE BIAS S-PARAMETERS MEASUREMENT RESULTS 
Using the extraction methodology described above and, after the extrinsic 
component values extraction for the 1mm GaN HEMT die, it is possible to have access to 
the bias dependent S-parameters at the intrinsic reference plan for different trapping 
states imposed by the used VDQs voltages. In the following figures the Gm and Gds, 
obtained from the bias-dependent small-signal extraction for several VDQs voltages [10V, 
25V and 45V], are presented: 
 
a) 
15060 vDS
iDS
Time
0
Tmeas
vDQ
T>>Tcapture
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b) 
 
c) 
Fig. 2.46 – Obtained Gm and Gds from the bias-dependent small-signal extraction for several VDQs 
voltages: a) VDQ=10V; b) VDQ=25; c) VDQ=45. 
With these sets of Gm and Gds curves for several VDSQs, the quasi-static nature of 
these measurements can be tested by verifying if the [Gm(vGS,vDS), Gds(vGS,vDS)] “field” is 
conservative, i.e if the I/V curves obtained by integration of Gm and Gds are unique – not 
depending on the integration path. In Fig. 2.47 it is possible to see that the I/V curves 
obtained by integration of the Gm and Gds are almost identical. Only small differences due 
to temperature are still evident, showing that the used extraction methodology is indeed 
very effective. 
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Fig. 2.47 – Obtained I/V curves by integration of the Gm and Gds in comparison with the measured 
pulsed dc I/V curves. 
C. EXTRACTION OF THE QUASI-STATIC IDS(VGS,VDS,(VC)) MODEL 
Before moving to the nonlinear model extraction, it is necessary to look at the bias-
dependent small signal Gm and Gds to verify which parameters of the model should vary 
with the trapping control voltage.   
One of the most visible effects of trapping in the GaN HEMTs is the VT variation as it 
is possible to see in the extracted bias-dependent Gm for different pre-set voltages 
(VDSQ=10V and VDSQ=45V) presented in the Fig. 2.48. Therefore, the parameter that 
controls the VT should vary with the trapping voltage control.  
In addition, the used devices also reveal a decrease in the FET’s output 
conductance for higher pre-sets that is known as knee walkout, as shown in Fig. 2.49. 
Consequently, the parameter that controls the iDS knee should also vary with the trapping 
voltage control. 
Accordingly, the iDS(vGS,vDS) model adopted to fit all sets of I/V points for each VDSQ 
was the one of [34], where all model coefficients are fixed for all VDSQ, except the 
threshold voltage coefficient, VT, and the parameter  that controls the iDS knee voltage, 
which are dependent on the trapping state control voltage, vC(t). It was observed that the 
model of the VT and  dependence can be modelled with a hyperbolic tangent, such as: 
 𝑉𝑇[𝑣𝐶(𝑡)] = 𝑉𝑇0 +
1
 
𝐴𝑉𝑇(1 + tanh[𝐾𝑉𝑇(𝑣𝐶(𝑡) − 𝑉𝑉𝑇)]) (2.36) 
 𝛼[𝑣𝐶(𝑡)] = 𝛼0 +
1
 
𝐴𝛼𝑇(1 + tanh[𝐾𝛼𝑇(𝑣𝐶(𝑡) − 𝑉𝛼𝑇)]) (2.37) 
 
VDQ=10V VDQ=25V VDQ=45V
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Fig. 2.48 – Observation of the threshold voltage variation in the extracted bias-dependent Gm for 
different pre-set voltage (VDSQ=10V and VDSQ=45V). 
 
Fig. 2.49 – Knee walkout observation in the extracted bias-dependent Gds for different pre-set 
voltages (VDSQ=10V and VDSQ=45V). 
Fig. 2.50 shows the obtained curve-fitting results of the I/V curves for several vDSQ 
voltages. It should be noted that the measured iDS points with vDS higher than the pre-set 
vDSQ, are not iso-dynamic. Hence, these values are not included in the curve-fitting 
process.  
The coefficients’ variation resulting from the model extraction and fitted through 
(2.36) – for the threshold voltage – and (2.37) – for the  – are shown in Fig. 2.51. It 
should be noted that the model was extrapolated for VDSQ values higher than 45V since 
this is the maximum voltage that the implemented drain pulser can excite. This 
extrapolation was made so that the model could fit the measured RF performance. 
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 Fig. 2.50 –Modelled and measured I/V curves for different vDS preset pulses of the 1mm GaN 
HEMT die.  
 
Fig. 2.51 – Extracted threshold voltage and  variations with the vDS preset pulse, or the intended 
VT[vC(t)] and [vC(t)], respectively. 
For extracting the trapping state voltage, vC(t), dynamics, several voltage steps (up 
and down) were performed to observe the time constants associated to the trapping and 
de-trapping processes, respectively. Fig. 2.52 shows the iDS recovery response when the 
VDS is a step-down from 45V to 25V with a low and constant VGS voltage equal to -2.6V 
(close to the VT voltage) to avoid thermal effects. 
 
Fig. 2.52 – iDS recovery response when the VDS was stepped-down from 45V to 25V with a low and 
constant VGS voltage equal to -2.6V to avoid thermal effects. In comparison, it is also 
plotted the respective model fitting. 
VDQ=10V VDQ=25V VDQ=45V
a) b)
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As it was already mentioned, this iDS recovery is not a simple RC filter response. 
Therefore, to obtain a better fitting, two nonlinear RC filters were used and so, two time 
constants (70ms and 300us) for the recovery. The obtained fitting for the iDS recovery is 
shown in Fig. 2.52. 
Following the same procedure for the iDS step-up response, the time constants 
associated to the trapping charge process can be determined, which are equal to 2ms and 
30s. It should be noted that it is very difficult to separate thermal effects from the trapping 
effects and, probably, the slowest trapping time constant is mixed up with some transients 
due to thermal effects. The obtained curve-fitting to the iDS step-up response is shown in 
Fig. 2.53. 
 
Fig. 2.53 – iDS trapping response when the vDS was stepped up from 25V to 45V with a low and 
constant vGS voltage equal to -2.6V to avoid thermal effects. In comparison, it is also 
plotted the respective model fitting. 
On what thermal modelling is concerned, the coefficient that controls the gain of the 
iDS function, , was changed according to: 
 𝛽 = 𝛽0 + 𝛽𝑇ℎ𝑇ℎ (2.38) 
where 0 is the initial value extracted and Th is the coefficient that scales the effect of the 
temperature, Th, in the iDS current. To represent the electro-thermal dynamics, a simple 
RC circuit (only one pole) was used, in order not to unnecessarily complicate the model. 
The obtained coefficients are [RThCTh = 130ms and Th = -1.3014e-3A/ºC] and the 
obtained curve-fitting results are shown in Fig. 2.54.  
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Fig. 2.54 – Modelled and Measured electro-thermal dynamics. 
2.2.5 Model Validation 
A. CW STATIC VALIDATION 
After including trapping effects in the extracted 3mm GaN HEMT model, it is 
necessary to validate again the updated CW characteristics over a class AB PA through: 
AM/AM, AM/PM, output power and efficiency Load Pull contours: 
 
Fig. 2.55 – Simulated gain and efficiency versus output power, after the inclusion of the trapping 
effects, in comparison with the measurements. 
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Fig. 2.56 – Simulated efficiency and output power load-pull contours after the inclusion of the 
trapping effects, in comparison with the measurements. 
 
Fig. 2.57 – Simulated efficiency after the inclusion of the trapping effects, in comparison with the 
measurements. 
 
Fig. 2.58 – Simulated output power after the inclusion of the trapping effects, in comparison with 
the measurements. 
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Fig. 2.59 – Simulated dc drain current after the inclusion of the trapping effects, in comparison with 
the measurements. 
As it is possible to see, the obtained load-pull predictions of the 3mm device model 
are practically the same when it is not considered the trapping effects as it is expected 
since in CW measurements the trapping state is imposed by the maximum vDS peak 
voltage. 
B. DYNAMIC VALIDATION 
For demonstrating the extracted model capability to predict the low-frequency 
dispersion effects observed in GaN HEMT PAs, and their most relevant impact on PA 
linearity, a 2100MHz 20W PA, using 3mm GaN HEMT, was designed and tested. Fig. 
2.60 shows measured and simulated dynamic gain profiles when the PA was excited with 
two-tone stimuli of different peak powers. As it is possible to see, although there are some 
differences between the model and the measurements, the model can still reasonably 
predict the so-called GaN HEMT soft compression, which is actually due to a self-biasing 
change from class AB to class C behaviour due to the device’s drain-lag, as previously 
advanced in [89].  
  
Fig. 2.60 – Measured and simulated dynamic gain profiles with two-tones of various peak-
envelope-powers.  
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In addition, the extracted model was also used to predict the dynamic gain profiles 
when the PA was excited with two-tones, but now with different frequency separation, f, 
as shown in Fig. 2.61. Although the model does not predict the slight increase of the 
output power observed for higher f, it can predict the dispersion with the f. For very 
small f comparatively to the trap discharge time-constant, the gain will dynamically 
change with the vDS(t) amplitude, and the PA shows evident memory effects. On the other 
hand, for high f (for this device, higher than 175kHz), VT cannot follow the instantaneous 
vDS(t), remaining constant and equal to the respective value given by the vDS peak. The 
PA is now memoryless but self-biased into a much more nonlinear class C operation. This 
self-biasing shift induced by the two-tone frequency separation is an evident proof of 
trapping, as no other memory effect of equal rise and fall time-constants (either due to 
bias circuitry or thermal behaviour) can be used to explain it. 
  
Fig. 2.61 – Measured and simulated dynamic gain profiles with two-tones of constant peak-
envelope-power and of various frequency separations. 
2.3. Summary 
This chapter started by presenting a generic model extraction methodology for Si 
LDMOS and GaN HEMT devices, where any trapping effects observed in the GaN 
HEMTs were not considered. For validation proposes of this extraction methodology, it 
was used a single die with 3mm. The extraction methodology was also validated in a high 
power packaged 6-Cell x 2.7mm device, where the model was obtained by scaling the 
extracted 3mm device model. 
On what the 3mm GaN HEMT device modelling is concerned, since this is a bare 
die device, the extraction of the extrinsic equivalent circuit elements through (guided) 
optimization provided results with a physical significance. The obtained profiles of the 
bias-dependent intrinsic elements – after the de-embedding of the extrinsic components – 
are also consistent with the device physical behaviour, thus providing good small-signal 
results.  
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The extraction of a large-signal model from bias-dependent small-signal Cgs, Cgd, 
Cds, Gm and Gds led to a very good accuracy on load-pull output power, efficiency and dc 
drain current. Static nonlinear distortion characteristics evaluated in terms of AM/AM and 
AM/PM also proved the validity and usefulness of the obtained large-signal model. 
On what the packaged 6-Cell 2.7mm device modelling is concerned, although the 
obtained results are slightly worse than the ones obtained for the 3mm Cell bare die, the 
model can also be used to correctly predict the output power and efficiency load-pull 
contours. 
At this point, no long-term trapping effects had taken into account. As a 
consequence, the Gm and Gds are inconsistent, resulting in different I/V curves if them are 
integrated in vGS or vDS paths, respectively, which led us to make a compromise between 
the Gm and Gds fits.  
Therefore, in the second part of this chapter, a direct GaN HEMT model extraction 
technique based on double-pulse iso-dynamic measurements was presented, obtaining 
the desired consistency between the Gm and Gds curves. 
The long-term memory effects induced by the trapping, namely the drain-lag 
phenomenon, were modelled with two parallel nonlinear diode-switch RC filters to 
represent four different time-constants – two for the trapping process and two for the de-
trapping process.  
Although the trapping behaviour was represented by a very simple shift in the 
threshold voltage, VT, and in the knee voltage, Vk – actually  which is approximately 
equal to 1/Vk – the model was capable of reproducing the essential GaN HEMT dynamic 
distortion characteristics such as the so-called soft-compression and the envelope 
bandwidth related nonlinear memory.  
In order to improve the dynamic predictions, the thermal effects were also modelled. 
For that, the temperature dependency in the coefficient that controls the iDS current gain, 
, was included in the model. To represent the electro-thermal dynamics, a simple RC 
filter was used. 
Given the obtained results, the state-of-the-art, and the available pulsed I/V and 
pulsed S-parameters measurement capabilities, this model is believed to be a very good 
compromise between modelling complexity and accuracy. It certainly serves as a basis for 
PA CAD design, and also to approximate the PA’s long-term memory behaviour. 
Furthermore, this model can also be used to identify and understand the nonlinear 
distortion generation mechanisms of a power amplifier, which is exactly the main purpose 
of this PhD thesis. 
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3. Nonlinear Distortion Generation Mechanisms of 
the Carrier and Peaking Operating as Single-
ended Amplifiers  
Before studying the nonlinear distortion in a Doherty arrangement it is fundamental 
to understand its main contributors. For that, the carrier and peaking PAs operating 
individually as a single-ended were studied. Therefore, the objective of this chapter is to 
identify and explain the main nonlinear AM/AM and AM/PM PA physical distortion 
generation mechanisms in the two active device technologies of most practical interest – 
the Si LDMOS and the GaN HEMT. 
This chapter also presents a semi-analytical model sufficiently accurate to produce 
useful nonlinear distortion predictions that are simple enough to allow qualitative circuit 
design and performance optimization. 
3.1. Semi-Analytical Nonlinear Distortion analysis 
Contrary to the traditional Volterra series analysis, in which the nonlinearities are 
approximated by low-order polynomials, and so whose application domain is restricted to 
mild nonlinear regimes, the proposed method uses the true nonlinear models but it is 
assumed that the necessary control voltages are already known. This means that some-
kind of sinusoidal steady-state analysis, like the ones performed by the frequency-domain 
harmonic-balance simulators or the time-domain shooting-Newton engines, is conducted 
before-hand. 
After the determination of these control voltages, v(t), the time-domain waveforms of 
the PA nonlinear current, i[v(t)], and charge or capacitor, q[v(t)] or C[v(t)], elements are 
readily obtained. A Fourier expansion of these time-varying elements then allows the 
calculation of the in-band linear signal and distortion components from which the AM/AM 
and AM/PM analytical model is derived. Rigorously speaking, this was called a semi-
analytical model because it derives closed form expressions, but it is based on the a-priori 
knowledge of the time-varying waveforms, which, as above explained, must be obtained 
from an exact CW numerical simulation. 
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In this sense, the now proposed technique suffers from the same basic limitation of 
the Volterra on top of Harmonic Balance (VoHB) method of [37] and [90], providing also 
an approximate analytical form that requires an a priori iterative numerical solution of the 
circuits’ periodic steady-state regime. However, contrary to the VoHB, the present 
technique directly deals with the Fourier components of the time-varying nonlinear 
elements and not of any low order polynomial approximation of their models. So, it is more 
accurate for the same level of complexity, offers a more direct interpretation of the AM/AM 
and AM/PM distortion generation mechanisms (in terms of the nonlinear dependence of 
the elements on their control voltages) and circumvents the issues of the polynomial fitting 
reported in [37], [90] and [91]. 
In summary, the proposed analysis can be divided in the following four steps:  
1) Obtain the control voltages of all active device’s nonlinear elements via some 
sinusoidal large-signal steady-state analysis;  
2) Calculate the time-domain variation of these nonlinear elements; 
3) Extract the correspondent Fourier components; 
4) Calculate the intrinsic FET’s fundamental voltages and currents which determine 
the overall AM/AM and AM/PM characteristics. 
For illustration purposes, let us first consider the case of a resistive nonlinearity as 
the ones found in the FET’s drain-source current, iDS(vGS,vDS). Since this is a bi-
dimensional nonlinearity (dependent on two separate control-voltages), it will be assumed 
that it can be expressed as the product of two one-dimensional functions  
 𝑖𝐷𝑆(𝑣𝐺𝑆, 𝑣𝐷𝑆) = 𝑓𝑔(𝑣𝐺𝑆) ⋅ 𝑓𝑑(𝑣𝐷𝑆) (3.1) 
as is the case of a large set of nonlinear FET models. In fact, it accounts for all observed 
FET I/V features except the possible dependence of the knee voltage (transition between 
the triode and the saturation regions) dependence on vGS and the possible dependence of 
the turn-on, or threshold voltage, on vDS. 
In the following analysis, the input control voltage is represented by the generic 
form: 
 𝑣𝐺𝑆(𝐴, 𝑡) =
1
 
∑𝑉𝑔𝑠𝑘(𝐴, 𝜔)
𝐾
𝑘=0
⋅ 𝑒𝑗𝜔𝑡 +
1
 
∑ 𝑉𝑔𝑠𝑘(𝐴, 𝜔)
0
𝑘=−𝐾
⋅ 𝑒𝑗𝜔𝑡 (3.2) 
in which  = k0, 0 is the fundamental frequency, and Vgsk(A, ) coefficients are the 
Fourier components of the periodic vGS(t), determined by the PA excitation source voltage 
of amplitude A. 
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When the voltage-dependent current source is terminated by intrinsic impedance 
ZL(), and fed by a dc voltage source VDD, so that:  
 𝑉𝑑𝑠(𝑉𝑔𝑠, 𝜔) = 𝑉𝐷𝐷 ⋅ 𝛿(𝜔) − 𝑍𝐿
′(𝜔) ⋅ 𝐼𝑑𝑠𝑘(𝑉𝑔𝑠, 𝜔) (3.3) 
(where () is the Dirac delta function and the Idsk are the Fourier components of the 
periodic iDS(t) current) and so 
 𝑣𝐷𝑆(𝑉𝑔𝑠, 𝑡) = 𝑉𝐷𝐷 − 𝑍𝐿
′(𝜔) ⋅ [
1
 
∑𝐼𝑑𝑠𝑘(𝑉𝑔𝑠, 𝜔)
𝐾
𝑘=0
⋅ 𝑒𝑗𝜔𝑡 +
1
 
∑ 𝐼𝑑𝑠𝑘(𝑉𝑔𝑠, 𝜔)
0
𝑘=−𝐾
⋅ 𝑒𝑗𝜔𝑡] (3.4) 
then, the frequency-domain representation of the iDS[vGS(t),vDS(t)] current would be: 
 
𝐼𝑑𝑠(𝑉𝑔𝑠, 𝜔) = [
1
 
∑𝐹𝑔𝑘1(𝑉𝑔𝑠, 𝜔0)
𝐾
𝑘=0
+
1
 
∑ 𝐹𝑔𝑘1(𝑉𝑔𝑠, 𝜔0)
0
𝑘=−𝐾
] ×
 [
1
 
∑𝐹𝑑𝑘2(𝑉𝑑𝑠, 𝜔0)
𝐾
𝑘=0
+
1
 
∑ 𝐹𝑑𝑘2(𝑉𝑑𝑠, 𝜔0)
0
𝑘=−𝐾
]
 (3.5) 
where the Fgk1 and the Fdk2 are the Fourier components of the time-varying fg[vGS(t)] and 
fd[vDS(t)] waveforms defined by 
 𝐹𝑔𝑘1 =
1
𝑇
∫ 𝑓𝑔[𝑣𝐺𝑆(𝑡)] ⋅ 𝑒
−𝑗𝑘1𝜔0𝑡𝑑𝑡
𝑇
2⁄
−𝑇 2⁄
 (3.6) 
and 
 𝐹𝑑𝑘2 =
1
𝑇
∫ 𝑓𝑑[𝑣𝐷𝑆(𝑡)] ⋅ 𝑒
−𝑗𝑘2𝜔0𝑡𝑑𝑡
𝑇
2⁄
−𝑇 2⁄
 (3.7) 
For example, the fundamental component of this current would be 
 
𝐼𝑑𝑠1(𝐴, 𝜔0) =
     𝐹𝑔1(𝐴, 𝜔0) ⋅ 𝐹𝑑0(𝐴, 𝜔0) + 𝐹𝑔0(𝐴, 𝜔0) ⋅ 𝐹𝑑1(𝐴, 𝜔0)
     +
1
 
𝐹𝑔2(𝐴, 𝜔0) ⋅ 𝐹𝑑1
∗ (𝐴, 𝜔0)
     + 
1
 
𝐹𝑔1
∗ (𝐴, 𝜔0) ⋅ 𝐹𝑑2(𝐴, 𝜔0)+. . .
 (3.8) 
which would lead to a fundamental output voltage of 
 
𝑉𝑑𝑠1(𝐴) = −𝑍𝐿
′(𝜔0) [𝐹𝑔1(𝐴) ⋅ 𝐹𝑑0(𝐴) + 𝐹𝑔0(𝐴) ⋅ 𝐹𝑑1(𝐴)
                             +
1
 
𝐹𝑔2(𝐴) ⋅ 𝐹𝑑1
∗ (𝐴) +
1
 
𝐹𝑔1
∗ (𝐴) ⋅ 𝐹𝑑2(𝐴)+. . . ]
 (3.9) 
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where, for notation simplicity, the explicit dependence on 0 was dropped and the 
dependence of Vgs on the input amplitude A was implicitly assumed. 
As already stated, the proposed distortion analysis method is based on the 
knowledge of the control voltage waveforms vGS(t) and vDS(t) – a-priori determined via a 
numerical periodic steady-state simulation such as the frequency-domain harmonic-
balance or the time-domain shooting-Newton methods –, and thus, of the static 
nonlinearities fg[vGS(t)] and fd[vDS(t)]. 
If now the input voltage-dependent gate-source accumulated charge, qgs(vGS), or 
capacitance, Cgs(vGS), were considered, then its corresponding time-domain current would 
be given by 
 𝑖𝐺𝑆(𝑡) =
𝑑 𝑞𝑔𝑠[𝑣𝐺𝑆(𝑡)]
𝑑 𝑡
= 𝐶𝑔𝑠[𝑣𝐺𝑆(𝑡)]
𝑑 𝑣𝐺𝑆(𝑡)
𝑑 𝑡
 (3.10) 
whose frequency-domain representation would be 
 
𝐼𝑔𝑠(𝑉𝑔𝑠, 𝜔) = [
1
 
∑ 𝐶𝑔𝑠𝑘1(𝑉𝑔𝑠, 𝜔)
𝐾
𝑘1=0
+
1
 
∑ 𝐶𝑔𝑠𝑘1(𝑉𝑔𝑠, 𝜔)
0
𝑘1=−𝐾
] ×
                                       [
1
 
∑ 𝑗𝑘2𝜔0𝑉𝑔𝑠𝑘2
𝐾
𝑘2=0
+
1
 
∑ 𝑗𝑘2𝜔0𝑉𝑔𝑠𝑘2
0
𝑘2=−𝐾
]
 (3.11) 
where the Cgsk coefficients are again the Fourier components of the time-varying 
Cgs[vGS(t)]:  
 𝐶𝑔𝑠𝑘 =
1
𝑇
∫ 𝐶𝑔𝑠[𝑣𝐺𝑆(𝑡)] ⋅ 𝑒
−𝑗𝑘𝜔0𝑡𝑑𝑡
𝑇
2⁄
−𝑇 2⁄
 (3.12) 
Similarly to what was done for the drain-source current nonlinearity, for example, the 
fundamental component of this gate-source current would be: 
 
𝐼𝑔𝑠1(𝑉𝑔𝑠, 𝜔0) = 𝑗𝜔0𝐶𝑔𝑠0(𝑉𝑔𝑠, 𝜔) ⋅ 𝑉𝑔𝑠1
                           −
1
 
𝑗𝜔0𝐶𝑔𝑠2(𝑉𝑔𝑠, 𝜔) ⋅ 𝑉𝑔𝑠1
∗
                           +
1
 
𝑗 𝜔0𝐶𝑔𝑠1
∗ (𝑉𝑔𝑠, 𝜔) ⋅ 𝑉𝑔𝑠2+. . .
 (3.13) 
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3.2. AM/AM and AM/PM on a Si LDMOS FET based PA 
3.2.1 Equivalent Circuit Model of the LDMOS-PA 
Fig. 3.1 represents the functional model of a single-stage Si LDMOS based PA in 
which [VS() and ZS()] and ZL() constitute the input and output Thevenin equivalent 
circuits, respectively. The former includes the excitation source, input matching network 
and the FET’s input extrinsic components and the latter incorporates the output load 
impedance, Zo, the output matching network and the FET’s output extrinsic components.  
iDS(vGS,vDS)
Vg(t)
vGS(t)
Input
Matching
Network
Z0
Output
Matching
Network
Cgd(vGD)
ZS()VS() ZL()
Cgs(vGS) Cds(vDS)
vDS(t)
 
Fig. 3.1 – Graphical representation of the adopted single-stage PA model. 
In order to be able to make a physically meaningful evaluation of the PA most 
significant nonlinear distortion generation mechanisms, typical Si LDMOS elements’ 
values were selected and normalized them in a per Watt basis. The fg(vGS) and fd(vDS) 
functions were derived from the state-of-the-art Fager-Pedro model [33], [92] while the 
normalized Cgs(vGS) and Cds(vDS) modelled profiles were obtained from measured data of 
an actual high-power LDMOS device. Fig. 3.2 presents both the adopted vGS-dependent 
transconductance and vDS-dependent output conductance, while Fig. 3.3 depicts the vGS-
dependent gate-source capacitance and the vDS-dependent drain-source capacitance. 
 
Fig. 3.2 – Si LDMOS normalized a) transconductance Gm(vGS) and b) output conductance Gds(vDS) 
profiles derived from the adopted iDS(vGS,vDS) model. 
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Fig. 3.3 – Si LDMOS normalized a) gate-source capacitance Cgs(vGS) and b) drain-source 
capacitance Cds(vDS) modelled profiles obtained from measured data. 
Contrary to the other capacitances, normalized Cgd(vGD) was assumed constant (a 
linear capacitance) at Cgd = 5 fF/W, since harmonic-balance simulations showed that the 
effort of considering its nonlinearity would not increase the distortion model accuracy. In 
fact, although Cgd varies with the vGD voltage, as this feedback depletion capacitance is 
reversed biased with a large voltage, its nonlinearity only manifests itself when the voltage 
excursion reaches the triode region, where the PA already presents a strong 
compression. Therefore, its time variation can be considered negligible [93]. However, as 
this constant feedback capacitance becomes reflected through the Miller effect to the 
input by Cgd(1-Av), and to the output by Cgd(Av-1)/Av, and the gate-drain voltage gain, Av, 
depends on the gain compression – which is determined by the input excitation drive, A – 
Cgd may still have impact on the PA AM/AM and AM/PM, even if it is considered linear. 
For achieving a complete description of the PA AM/AM and AM/PM, the equivalent 
circuit model of Fig. 3.1 will be further simplified as shown in Fig. 3.4. 
iDS(vGS,vDS)
ZS()
VS() ZL()
Cin(A) Cout(A)
  
Fig. 3.4 – Simplified unilateral equivalent circuit model of the single-stage power amplifier. 
In this figure, ZL() is the load impedance, the input capacitor Cin(A) is given by 
Cgs0(A)+Cgd[1-Av(A)] and the output capacitor Cout(A) by Cds0(A)+Cgd[Av(A)-1]/Av(A). Since 
the inherent transistor’s feedback has now been eliminated, the complete PA nonlinear 
AM/AM and AM/PM distortion model can be computed as the cascade of five blocks, each 
one characterized by its own transfer function.  
Referring back to the model of Fig. 3.1, the first block is the one that describes the 
transformation from the generator voltage Vg(A,) to the input Thevenin voltage VS(A,). 
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Since it is composed of only linear elements – the input matching network – its transfer 
function is only dependent on the frequency, , and not on the excitation amplitude A. Let 
us call it H1() and define it as H1()≡VS(A,)/Vg(A,). 
The second block refers to the transformation operated on VS(A,) to build Vgs1(A, 
), the fundamental voltage component at the Cin(A) terminals. It is characterized by a 
transfer function H2(A,)≡Vgs1(A,)/VS(A,), and determined by the Cin(A) variation. 
The Ids dependence on Vgs1() is described with the third block, i.e., Fg1(A). It is, in 
fact, given by H3(A)≡Fg1(Vgs1(A,))/Vgs1(A,). 
The fourth block provides the drain voltage Vds1(A,) given the drain current 
fundamental component, Ids1(A,), and its transfer function H4(A,) is expressed by (3.9) – 
in which  ZL() must naturally also account for the averaged Cds(A), or Cds0(A), and the 
output Miller reflected Cgd - as H4(A, )≡Vds1(A, )/Fg1(Vgs1(A, )). 
Finally, the fifth block converts this fundamental drain voltage into the PA output 
voltage and is again represented by a linear transfer function H5()≡Vo(A, )/Vds1(A, ). 
Given these transfer functions, a complete PA transfer function H(A, ) can be 
defined: 
 𝐻(𝐴,𝜔) ≡
𝑉𝑜(𝐴, 𝜔)
𝑉𝑔(𝐴, 𝜔)
=∏𝐻𝑖(𝐴, 𝜔)
5
𝑖=1
 (3.14) 
from which the PA AM/AM and AM/PM distortions can be calculated as: 
 𝐴𝑀/𝐴𝑀 ≡  0log|𝐻(𝐴,𝜔)| (3.15) 
and 
 𝐴𝑀/𝑃𝑀 ≡
180
𝑗𝜋
ln
𝐻(𝐴,𝜔)
|𝐻(𝐴,𝜔)|
−
180
𝑗𝜋
ln
𝐻(𝐴0, 𝜔)
|𝐻(𝐴0, 𝜔)|
 (3.16) 
where A0 stands for a vanishingly small-signal amplitude. 
3.2.2 iDS(vGS,vDS) Induced AM/AM and AM/PM Distortions  
From the three represented nonlinearities, the transistor nonlinear drain-to-source 
current, iDS, is recognized as the fundamental contributor to the PA nonlinear distortion 
characteristics [31]–[34]. So, the proposed analysis will be based on the large-signal 
model description above discussed, where iDS(vGS,vDS) is approximately given by (3.1). 
According to what was explained in the previous section, when this bi-dimensional 
nonlinear voltage-dependent current source is excited by a sinusoidal voltage of amplitude 
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A, and is terminated by a load-impedance ZL(), it will generate a fundamental output 
voltage, Vds1(A), given by (3.9).  
In order to identify which Vds1(A) components are the most important to the overall 
LDMOS-PA AM/AM characteristic, it is necessary to restrict the analysis’ range by first 
selecting appropriate quiescent points, VGG=VGS0, VDD=VDS0, and input and output 
harmonic terminations, ZS() and ZL(). 
For getting a wide view of the PA distortion behaviour, three distinct quiescent points 
were chosen, illustrative of class C, B and AB operation, for which the Fgk and Fdk Fourier 
coefficient variations with amplitude were studied. 
To select a convenient set of intrinsic harmonic terminations, fundamental input and 
output impedances corresponding to optimum output power and power gain were 
imposed. Then, a thorough load-pull AM/AM, AM/PM and drain efficiency simulations of 
the second and third harmonic (purely reactive) terminations – the ones normally used in 
real PA designs – were performed. These load-pull results led to the conclusions that (i) 
the AM/AM and AM/PM are almost insensitive to the third harmonic terminations, and (ii) 
both distortion and drain-efficiency vary significantly with the second harmonic 
terminations, being the cases ZS(20)=0, ZL(20)=0 and ZS(20)=j, ZL(20)=j the only 
ones of interest since they are the ones for which the drain efficiency is not severely 
degraded. None of these conclusions is surprising as they result from the fact that third 
harmonic can only affect 5th order AM/AM and AM/PM distortion via the mixing product 
30-20, while small and moderate distortion levels are mostly conditioned by the 
fundamental and second harmonic terminations that determine the third order mixing 
products 0+0-0 and 20-0. Furthermore, both second and third harmonic terminations 
define the vGS(t) and vDS(t) control voltage waveforms and so the overall PA drain 
efficiency. So, from the above identified harmonic terminations, the case ZS(20)=0, 
ZL(20)=0 and ZS(30)=0, ZL(30)=0 was selected, as it leads to more manageable 
analytical forms and has practical relevance corresponding to the common class B PA, 
and – because of the AM/AM and AM/PM invariance with the third harmonic terminations 
– it is also a good example of the distortion that should be expected from class F PAs.  
Under these selected three quiescent points, and source and load impedance 
terminations, the Fgk and Fdk coefficients of (3.9) are shown in Fig. 3.5. 
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Fig. 3.5 – DC, fundamental and 2nd harmonic components of the normalized Si LDMOS time-
varying fg(vGS) (top figure) and fd(vDS) (bottom figure). 
Fg0, the dc coefficient, starts at the quiescent current (imposed by the operation 
class), and as the amplitude A increases, tends asymptotically to the same constant slope 
obtained for class B. Fg1 is the fundamental coefficient and determines the small-signal 
gain, which can be either compressive (at class AB bias), constant (at class B) or 
expansive (at class C). Once again, the slope of Fg1 always tends asymptotically to the 
slope obtained at class B. Finally, Fg2 is quite low for small-signal, showing a persistent 
increase with Vgs amplitude.  
The Fdk components have the same shape for all operation classes and can only 
have impact on Vds1 whenever the vDS excursion reaches the triode zone. Until then, Fd0 is 
close to unity, and Fd1 and Fd2 are zero. 
Considering the Fourier components’ values shown in Fig. 3.5, it is clear that the 
product Fg1·Fd0 will be dominant in Vds1. Actually, since Fd0 is close to unity for small 
amplitudes, Fg1 will determine the small-signal AM/AM. But, as the input amplitude 
increases, there is an Fd0 reduction that, with Fg0·Fd1, determines the PA gain 
compression. Hence, these two simple terms should be enough for accurately predicting 
the small-signal regime and to give a rough estimate of the large-signal AM/AM 
characteristic. 
Fig. 3.6 presents the comparison between the AM/AM plots obtained by HB 
simulation of the complete PA circuit (identified as PA Gain) and the approximated model 
only including the nonlinear current source (IDS Gain) (for the above three mentioned 
operation classes). Looking into the obtained approximation, it is clear that iDS(vGS,vDS) will 
indeed be the main source of AM/AM. Nevertheless, if a full description of this nonlinear 
0 .0 2
0 .0 4
0 .0 6
0 .0 8
0 .0 0
0 .1 0
F
g
,k
 (
A
/W
)
0 .2 0 .4 0 .6 0 .80 .0 1 .0
0 .2
0 .4
0 .6
0 .8
1 .0
0 .0
1 .2
N o rm a lize d  A m p litu d e
F
d
,k
0 .2 0 .4 0 .6 0 .80 .0 1 .0
N o rm a lize d  A m p litu d e
0 .2 0 .4 0 .6 0 .80 .0 1 .0
N o rm a lize d  A m p litu de
C la s s  A B C la s s  B C la s s  C
Fg 0 Fg 1 Fg 2
Fd 0
Fd 1 Fd 2
Nonlinear Distortion Generation Mechanisms in Doherty Amplifiers 
70 
distortion amplitude characteristic is desired, it is necessary to include in the model the 
nonlinear capacitances, as it will be done latter on.  
 
Fig. 3.6 – Simulated and predicted AM/AM characteristics for three different operation classes of a 
Si LDMOS based PA. The slight differences between the complete PA AM/AM (PA 
Gain) and the one induced by the drain-source current nonlinearity (IDS Gain) were 
attributed to the input capacitance variations. 
Since both fg(vGS) and fd(vDS) are static nonlinearities, the phase of their 
corresponding Fourier coefficients can only be either 0 or 180º. So, as shown by (3.9), the 
only case in which the iDS(vGS,vDS) nonlinearity can generate any AM/PM is when the PA is 
terminated by a complex load impedance, ZL(0), and the device is driven to compression. 
In fact, in the small-signal regime, fd(vDS) = 1, the distortion components are independent 
of the load impedance, and the output drain-source current will always be in opposite 
phase to the input gate-source voltage, regardless of the excitation drive level. However, 
under large-signal gain compression, the product Fg0.Fd1 will be phase-shifted with respect 
to the dominant Fg1.Fd0, and the PA will evidence AM/PM. 
If ZL(0) is inductive, i.e., has a positive phase lead of , both Vds1, Fd1, and thus 
Fg0.Fd1, will have a phase of 180º+. So, when this distortion component is added to the 
signal component Fg1.Fd0, it produces an amplitude dependent phase-shift that is negative, 
and the PA has a phase-lagging AM/PM. 
Using a similar reasoning, it is straightforward to conclude that, when ZL(0) is 
capacitive, the PA presents a positive amplitude-dependent phase-shift, i.e., a phase-
leading AM/PM. 
3.2.3 Cgs(vGS) and Cgd Induced AM/PM Distortion  
Before starting with the analysis of the nonlinear capacitance induced distortions, it 
should be noted that, rigorously speaking, and as was described in [37], [38] the Cgd 
nonlinearity is not referring to the actual Cgd variation with excitation amplitude, which was 
found negligible. This nonlinearity arises from the input and output Miller reflections that 
-3 0 -2 5 -2 0 -1 5 -1 0 -5-3 5 0
2 0
2 2
2 4
1 8
2 6
O u tp u t B a c k o ff (d B )
G
a
in
T
 (
d
B
)
C la s s  A B
C la s s  B
C la s s  C
PA G a in
ID S  G a in
Nonlinear Distortion Generation Mechanisms of the Carrier and Peaking Operating as 
Single-ended Amplifiers 
71 
are directly dependent on the FET’s nonlinear voltage gain – the essential mechanisms 
responsible for the PA’s AM/AM.  
Similarly to what was done for the iDS(vGS,vDS) nonlinearity, and according to the 
methodology above described, the Fourier components of Cgs[vGS(t)] study will also be 
performed, considering that vGS(t) is again a periodic waveform of amplitude A, namely, 
Cgs0(A), Cgs1(A), and Cgs2(A). As these have their physical origin in the FET’s gate-channel 
accumulated charge, they must be intrinsically related to the fg(vGS) function responsible 
for Fg1(A) [72], [94]. So, Cgs induced AM/PM distortion must again be related to the 
observed PA small-signal AM/AM conversion. 
To quantify these effects, let us start with the equations that give the fundamental 
and second harmonic of vGS(t) voltage as a function of the voltage dependent Cgs[vGS(t)] 
Fourier components, and the input reflected Cgd Miller capacitance, using products up to 
the second harmonic. Analysing the input mesh of the simplified PA equivalent circuit of 
Fig. 3.4, it is concluded that  
 𝑉𝑔𝑠1 ≈ 𝑉𝑆
(𝜔0) − 𝑗𝜔0𝑍𝑆(𝜔0) {[𝐶𝑔𝑠0 + 𝐶𝑔𝑑(1 − 𝐴𝑣1)]  ⋅ 𝑉𝑔𝑠1 −
𝐶𝑔𝑠2
 
𝑉𝑔𝑠1
∗ + 𝐶𝑔𝑠1
∗ ⋅ 𝑉𝑔𝑠2} (3.17) 
and  
 𝑉𝑔𝑠2 ≈ −𝑗 𝜔0 𝑍𝑆( 𝜔0) {
𝐶𝑔𝑠1
 
𝑉𝑔𝑠1 + [𝐶𝑔𝑠0 + 𝐶𝑔𝑑(1 − 𝐴𝑣2)] ⋅ 𝑉𝑔𝑠2} (3.18) 
where, for notation simplicity, the Fourier components’ dependence on the input amplitude 
A was implicitly assumed and so not explicitly expressed. Thus, solving for the 
fundamental Vgs1 voltage component, leads to:  
 𝑉𝑔𝑠1(𝐴) ≈
𝑉𝑆(𝜔0) + 𝑗𝜔0𝑍𝑆(𝜔0) ⋅ [
1
 𝐶𝑔𝑠2 ⋅ 𝑉𝑔𝑠1
∗ − 𝐶𝑔𝑠1
∗ ⋅ 𝑉𝑔𝑠2]
1 + 𝑗𝜔0 𝑍𝑆(𝜔0) [𝐶𝑔𝑠0 + 𝐶𝑔𝑑(1 − 𝐴𝑣1)]
 (3.19) 
This expression reveals that both Cgs and Cgd will lead to an input AM/AM, but 
mostly AM/PM distortion, that will be as significant as the gate input matching is resonant 
and high quality factor, Q. 
In order to identify and describe how the PA’s main equivalent circuit elements 
determine the nonlinearity associated with the fundamental gate-source voltage, Vgs1(A), 
the study of the various terms variation of (3.19) versus the input drive level will now be 
studied, for the same three quiescent points and short-circuit terminations previously 
considered for the iDS(vGS,vDS) nonlinearity.  
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Starting with the contribution of Cgs(vGS) nonlinearity, Fig. 3.7 a) shows how Cgs0 
varies with the input amplitude for each operation class. In the small-signal regime, Cgs0 
has no variation. However, as A=|Vgs1| is raised towards large-signal, Cgs0 decreases 
when the transistor is biased for class AB and increases for class C. The value of Cgs0 is 
almost constant for class B, because, there, Cgs(vGS) (as well as the FET’s 
transconductance) presents an almost perfect odd-symmetry. In the asymptotic and very 
large-signal regime, the value of Cgs0 is equal for all operations classes because Cgs[vGS(t)] 
tends to a square wave. In addition to these observations, it was found that the higher 
order harmonic components of Cgs(t), namely Cg1 and Cg2, have a negligible impact when 
compared with the Cgs0 contribution. 
 
Fig. 3.7 – Shapes of Cgs0(A) component of the LDMOS nonlinear normalized Cgs and normalized 
input Miller reflected capacitance Cgd. 
On what Cgd is concerned, Fig. 3.7 b) shows that the input Miller reflected Cgd is so 
small in comparison to Cgs0 (at least 10 times smaller), that the effect of this feedback 
capacitance is, for this Si LDMOS device, almost negligible. 
3.2.4 Cds(vDS) Induced AM/PM Distortion  
Finally, the analysis will now be focused on the nonlinear Cds capacitance.  
Looking back onto the drain-source output mesh nonlinearity of Fig. 3.4, it is 
possible to derive the fundamental and second harmonic of vDS(t) voltage as a function of 
the voltage dependent Cds[vDS(t)], (3.20) and (3.21), respectively. Once again, only 
products up to the second harmonic were considered. 
For evaluating the relative impact that each of the terms of (3.20) has on Vds1, they 
were represented versus the input drive level assuming, once again, the same three 
quiescent points and the short-circuit terminations at all harmonics. Fig. 3.8 shows this 
variation for Cds0 and Cds2, where it is possible to see their lack of sensitivity to the 
operation class, something already expected since Cds is only a function of vDS. Besides 
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that, as the input drive increases, their values suffer a steady rise beyond about -10 dB 
back off, a consequence of the output excursion swing approaching the FET’s triode 
region, as can be inferred by the direct observation of Fig. 3.3 b). 
 
Fig. 3.8 – Shapes of Cds0(A) and Cds2(A) components of the normalized LDMOS nonlinear Cds. 
 
𝑉𝑑𝑠1 ≈ {𝑗𝜔0 𝑍𝐿(𝜔0) [
𝐶𝑑𝑠2
 
𝑉𝑑𝑠1
∗ − 𝐶𝑑𝑠1
∗𝑉𝑑𝑠2] − 𝑍𝐿(𝜔0)𝐼𝑑𝑠1} ×
                 {1 + 𝑗𝜔0 𝑍𝐿(𝜔0) (𝐶𝑑𝑠0 + 𝐶𝑔𝑑 (
𝐴𝑣1 − 1
𝐴𝑣1
))}
−1  (3.20) 
 
𝑉𝑑𝑠2 ≈ {−𝑗𝜔0 𝑍𝐿( 𝜔0)𝐶𝑑𝑠1𝑉𝑑𝑠1 − 𝑍𝐿( 𝜔0)𝐼𝑑𝑠2 } ×
                           {1 + 𝑗 𝜔0 𝑍𝐿( 𝜔0) [𝐶𝑑𝑠0 + 𝐶𝑔𝑑 (
𝐴𝑣2 − 1
𝐴𝑣2
)]}
−1 (3.21) 
As can be seen from the inspection of the numerator of (3.20), Fig. 3.9, and of its 
denominator, Fig. 3.10, the relatively large values of Cds0 and Cds2 and of their variation 
have a significant impact on the LDMOS-PA AM/PM. In fact, a comparative analysis of 
each of the device AM/PM distortion components has shown that Cds(vDS) is its major 
contributor, clearly dominating over Cgd or even Cgs(vGS), see Fig. 3.11 a) and b). 
Consequently, a Si LDMOS based PA may have a mild small-signal AM/PM determined 
by Cgs(vGS), but tends to evidence a pronounced phase-lagging AM/PM when the device 
enters the region of gain compression.  
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Fig. 3.9 – a) Resistive and b) reactive terms of the numerator of (3.20) for the normalized LDMOS 
nonlinear Cds. 
  
Fig. 3.10 – Amplitude and phase of the denominator of (3.20) for the normalized LDMOS nonlinear 
Cds. 
 
Fig. 3.11 – a) Model predicted (Modelled Vgs Phase) and HB simulated (Vgs Phase) Cgs and Cgd 
contributions and b) model predicted (Modelled Vds/Vgs Phase) and HB simulated 
(Vds/Vgs Phase) Cds contribution to the overall Si LDMOS AM/PM. 
Fig. 3.12 presents the overall PA, a) AM/AM and b) AM/PM, characteristics 
predicted via both a full HB simulation and by the proposed semi-analytical model. The 
obtained results are very good confirming the identified LDMOS based PA nonlinear 
distortion generation mechanisms and the above presented conclusions. 
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Fig. 3.12 – Overall a) AM/AM and b) AM/PM of the Si LDMOS based PA. Model predictions and HB 
simulations are shown as continuous or dashed lines, respectively. 
3.3. AM/AM and AM/PM on a GaN HEMT BASED PA 
3.3.1 Equivalent Circuit Model of the GaN HEMT-PA  
The topology of the GaN HEMT equivalent circuit model is equal to the one adopted 
for the Si LDMOS and depicted in Fig. 3.1. However, as is shown in Fig. 3.13 and Fig. 
3.14, these normalized values, also extracted from a typical GaN HEMT device 
characterized in the lab, evidence significant differences when compared to their Si 
LDMOS counterparts. In fact, and contrary to the transconductance and output 
conductance profiles that resemble the ones already seen for the LDMOS, the GaN 
capacitances are smaller. To be precise, both GaN HEMT normalized Cgs(vGS) and, in 
particular, Cds(vGS), are smaller than the ones already seen for the Si LDMOS, but Cgd = 
23 fF/W is considerably larger. 
 
Fig. 3.13 – GaN HEMT a) normalized transconductance Gm(vGS) and b) normalized output 
conductance Gds(vDS) profiles derived from the adopted iDS(vGS,vDS) model. 
  
Fig. 3.14 – GaN HEMT normalized a) gate-source capacitance Cgs(vGS) and b) drain-source 
capacitance Cds(vDS) modelled profiles obtained from measured data. 
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Hence, although it should be expected that the GaN HEMT and the Si LDMOS 
based PAs have similar AM/AM distortion, significant differences in their AM/PM 
characteristics are to be expected.  
3.3.2 iDS(vGS,vDS) Induced AM/AM and AM/PM Distortions  
As was done for the Si LDMOS, Fig. 3.15 depicts the normalized GaN HEMT Fgk 
and Fdk Fourier coefficient variations with amplitude drive level, for three distinct bias 
points, illustrative of class C, B and AB operation.  
 
Fig. 3.15 – dc, fundamental and 2nd harmonic components of the GaN HEMT normalized time-
varying fg(vGS) and fd(vDS). 
Similarly, Fig. 3.16 shows the corresponding iDS(vGS,vDS) induced amplitude 
distortion contribution, making it clear, once again, that it constitutes the major contributor 
to the PA AM/AM characteristic. The presented differences between both curves are due 
to the input capacitance [Cgs0(A) and input Miller reflected Cgd] variation.  
 
Fig. 3.16 – Simulated and predicted AM/AM characteristics for three different operation classes of a 
GaN HEMT based PA. The differences between the complete PA AM/AM (PA Gain) 
and the one induced by the drain-source current nonlinearity (IDS Gain) are due to the 
input capacitance variations. 
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As expected, the evident similarity of Fig. 3.16 with Fig. 3.6 is a direct consequence 
of the similarity between Fig. 3.15 and Fig. 3.5, and ultimately, between Fig. 3.13 and Fig. 
3.2. As a matter of fact, the analogous AM/AM shapes of these two PA technologies is a 
direct consequence of the similar internal behaviour of their active device’s iDS(vGS,vDS), 
which has justified the use of the same behavioural model formats [34].  
3.3.3 Cgs(vGS) and Cgd and Cds(vDS) Induced AM/PM Distortion 
Moving on to study the impact of the GaN HEMT capacitances, it is found that, 
contrary to what was seen for the Si LDMOS, GaN HEMT’s Cds0 and Cds2 variations with 
the input drive level, shown in Fig. 3.17, lead to an almost constant (unity) denominator of 
(3.20) and also a negligible impact on its numerator. This means that the GaN HEMT 
based PAs will have their AM/PM almost completely determined by the input matching 
network detuning. 
 
Fig. 3.17 – Shapes of Cds0(A) and Cds2(A) components of the normalized GaN HEMT nonlinear Cds. 
Regarding the Cgs(vGS) and Cgd capacitances, Fig. 3.18 a) and b) show that, now, 
the input Miller reflected Cgd variation is comparable to Cgs0 shift, which determines a more 
relevant effect of this feedback capacitance.  
 
Fig. 3.18 – Shapes of Cgs0(A) component of the GaN HEMT nonlinear normalized Cgs and of the 
normalized input Miller reflected capacitance Cgd. 
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In addition, and as was already discussed, the input-reflected Cgd capacitance is 
directly related to the voltage gain, as is attested by the similarity of Cgd(1-Av) patterns of 
Fig. 3.18 b) and the PA gain variations of Fig. 3.16. If this gain expands, Cgd(1-Av) 
increases, whereas if the gain compresses, Cgd(1-Av) also decreases. Therefore, and in a 
clear opposition to what was concluded for the AM/PM of Si LDMOS based PAs, where 
the AM/PM was almost always of the phase-lagging type, in GaN HEMT based PAs the 
AM/PM tends to be opposite to the AM/AM shape, revealing an inherent internal 
relationship between these two different forms of nonlinear distortion [95]. 
3.4. Experimental Validation 
In order to provide an illustrative experimental validation of the proposed model, 
which could confirm the identification of the nonlinear distortion generation mechanisms 
and the semi-analytical model previously presented, two off-the-shelf power amplifiers 
were selected, one using a 200 W Si LDMOS transistor (operating at 1.8 GHz) and 
another one using a 15 W GaN HEMT device (operating at 0.9 GHz). Fig. 3.19 and Fig. 
3.20 present the simplified layout structure of both of these PAs. 
 
Fig. 3.19 – Layout of the implemented and tested 15 W, 900 MHz, GaN HEMT power amplifier 
prototype. 
  
Fig. 3.20 – Layout of the implemented and tested 200 W, 1800 MHz, Si LDMOS power amplifier 
prototype. 
Due to efficiency reasons, the GaN HEMT based PA has an input matching network 
that presents a nearly short-circuit to both the second and third harmonics, and a class-F 
output network up to the third harmonic, (i.e., nearly a short-circuit and an open-circuit to 
the second and third harmonics, respectively). On what the Si LDMOS PA is concerned, 
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and since it is a very large pre-matched device whose pre-matching networks have a low-
pass characteristic, it is almost insensitive to either any source or load harmonic 
impedance variations present at its terminals (i.e., the intrinsic harmonic terminations are 
fixed). 
Fig. 3.21 and Fig. 3.22 show overall AM/AM and AM/PM characteristics for the GaN 
HEMT (already presented in [95] with more quiescent points) and Si LDMOS based PAs, 
respectively. On both figures, it is possible to identify three sets of curves: (i) laboratory 
measurements; (ii) HB simulations using a full circuit-level nonlinear model, and (iii) 
predictions using the semi-analytical model.  
 
Fig. 3.21 – a) AM/AM and b) AM/PM characteristic from lab measurements, HB simulation of a 
circuit-level model and predictions from the proposed semi-analytical model for the GaN 
HEMT based PA. For comparison purposes, fundamental gate-source voltage phase 
predicted by the proposed semi-analytical model is also plotted. 
  
Fig. 3.22 – a) AM/AM and b) AM/PM characteristic from lab measurements, HB simulation of a 
circuit-level model and predictions by the proposed semi-analytical model for the Si 
LDMOS based PA. 
For the GaN PA, the Cds was considered linear, i.e., Cds0=Cds and Cds1=Cds2=0 in 
(3.20) since its value was found so small that it could not produce any significant impact 
on the PA nonlinear distortion. In fact, this approximation is perfectly justified by the very 
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good agreement obtained between all measured, HB simulated and (3.20) predicted 
curves. Note that the slight differences between the measurements and the proposed 
model (which are more evident in deep compression) are already present in the circuit-
level simulation. Hence, they are believed to be due to a deficient modelling of the 
iDS(vGS,vDS) triode region or to a possible manifestation of the GaN HEMT long-term 
memory effects [85]. However, even more significant is the pattern similarity registered 
between the AM/AM and AM/PM curves shown in Fig. 3.21 a) and b), respectively, which 
confirms the internal relationship between these two distortion characteristics theoretically 
advanced in Section 3.3. In Fig. 3.21 b), also the fundament gate-source voltage phase 
given by (3.19) is shown, which confirms that most of the AM/PM distortion of a GaN 
based PA is indeed generated on the FET’s input side, due to the variation of the Cgs0 and 
the Cgd(1-Av). Actually, the main differences verified between the overall AM/PM and the 
Vgs1 phase are only observed in the compression zone, where the amplifier distortion 
becomes also dependent on the vDS voltage variation (in this region, if the load impedance 
presents an important imaginary part there will be a non-negligible phase shift, as was 
explained in the previous sections).  
Regarding the Si LDMOS PA, and as was predicted, iDS(vGS,vDS) and Cds(vDS) were 
found to be the dominant AM/AM and AM/PM nonlinear distortion generation 
mechanisms, respectively. Accordingly, there is also a very good agreement between all 
measured, HB simulated and (3.20) predicted AM/AM and AM/PM curves shown in Fig. 
3.22 a) and b), respectively. The observed differences could be overcome if higher order 
harmonics were further included in the proposed model. 
These results prove the practical usefulness of the proposed semi-analytical model 
and the identification of the PAs’ AM/AM and AM/PM nonlinear distortion generation 
mechanisms for both PA technologies. They also confirm the expected differences 
between the AM/AM and AM/PM characteristics of both GaN HEMT and Si LDMOS based 
PAs discussed throughout the paper. 
3.5. Summary 
In this chapter, the AM/AM and AM/PM nonlinear distortion generation mechanisms 
in both Si LDMOS and GaN HEMT based single-ended power amplifiers were presented 
and explained. The transistor nonlinear drain-source current was confirmed to be the 
major contributor to the AM/AM, while the AM/PM distortion was determined by, either the 
output nonlinear capacitance, in Si LDMOS devices, or by the FET’s input impedance 
variation due to the nonlinear gate-source and the input Miller reflected gate-drain 
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capacitances, in GaN HEMTs. Besides these major distortion contributors, it was also 
shown that the device’s load impedance can be an additional source of AM/PM 
conversion whenever the output matching is out of resonance. 
The derived AM/AM and AM/PM semi-analytical large-signal model uncovered the 
physical connection between all these distortion generation mechanisms and proved to be 
effective for predicting both the AM/AM and AM/PM characteristics of both a Si LDMOS 
and a GaN HEMT based PA. 
In this model, there is a trade-off between accuracy and simplicity. If, on one hand, 
very precise results are needed, like the ones obtained with HB simulators, a large 
number of harmonic components of the time-varying nonlinear elements’ Fourier 
expansions (increasing complexity) will be needed. This will make the identification and 
understanding of the major nonlinear distortion generation mechanisms more difficult. 
However, if, on the other hand, the objective is only to identify the main nonlinear 
distortion generation mechanisms, then the model complexity can be reduced, obtaining a 
rough estimate of the overall PA behaviour. 
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4. Nonlinear Distortion Generation Mechanisms of 
the Overall Doherty Amplifier 
With the identification of the main nonlinear distortion generation mechanisms of a 
single-ended PA operating in class AB and class C, the two basic cells of the Doherty 
arrangement, it is possible to study the Doherty nonlinear distortion, which is exactly the 
main objective of this chapter. In addition, it is also performed a study of the Doherty 
efficiency peaks dependency on the back-off power levels. 
 
4.1. Theoretical Analysis of a 2-way Doherty PA and its 
Limitations  
Theoretically, the equivalent schematic of an ideal 2-way Doherty PA can be 
represented as shown in Fig. 4.1, where Ropt is the load that maximizes the carrier and 
peaking PAs’ output power. Both PAs are assumed to be ideal current sources (without 
any nonlinear or linear intrinsic capacitances), IC(t) = jGmVgs(t)/2 and IP(t)=-jIC(t), 
respectively, being Gm the transconductance of the transistors, Vgs their input envelope 
controlling voltage and =|IP|/|IC| the peaking-to-carrier current ratio. 
 
Fig. 4.1 – Equivalent schematic of an ideal 2-way Doherty PA. 
It is possible to further simplify this schematic by considering the carrier PA current 
source Thevenin equivalent calculated after the quarter-wave transmission line, VTh=-
jRoptIC(t) and Zth=0,  resulting in the schematic of Fig. 4.2. 
The dynamic load impedances seen by the carrier and peaking PAs can be given by 
ZLC=(2-)Ropt and ZLP=Ropt/, respectively. For low input powers, the peaking current is 
equal to zero and for large signal it equals the carrier current. Therefore, the load 
 /4
IC(t) IP(t)
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optR
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impedances presented to the carrier and peaking PAs are always real, varying from 2Ropt 
to Ropt for the carrier PA, and from infinity to Ropt for the peaking PA. 
 
Fig. 4.2 – Simplification of the equivalent circuit schematic presented in Fig. 4.1.  
It should be noted that, if the carrier PA current source has no internal conductance, 
it becomes an ideal voltage source in parallel with the peaking PA and the load. This 
causes the so-called peaking PA suppression – i.e., the distortion of the ideal 2-way 
Doherty is determined by the carrier PA – turning the Doherty configuration as linear as its 
carrier PA. 
However, according to the knowledge obtained from the single-ended nonlinear 
distortion analysis presented in previous Chapter, practical implementations of the carrier 
and peaking PAs exhibit nonlinear AM/AM and AM/PM distortions. Actually, the class B 
carrier PA already presents distortion even before reaching the triode-zone saturation 
limit, since the real transistors do not present an abrupt saturation to triode zone and turn-
on transitions. This is further aggravated by the insufficient load modulation provided by 
the class C peaking PA, which does not turn-on abruptly as would be expected from a 
class B PA piecewise linear current characteristic. 
Furthermore, the transistors also have intrinsic capacitances that are sources of 
nonlinear distortion, namely of AM/PM. In Chapter 3, it was founded that the AM/PM in a 
PA based on GaN HEMTs is mostly determined by the phase-shift in the fundamental 
gate-source voltage, due to the variation of the input Miller equivalent Cgd, Cgd,Miller(A)= 
Cgd(1-Av). Therefore, since the AM/AM is strongly related with the voltage gain, Av, when it 
expands, Cgd,Miller increases, producing phase-lagging, whereas a gain compression 
imposes a Cgd,Miller reduction imposing a phase-leading curve. Consequently, the AM/PM 
tends to be opposite to the AM/AM characteristic for single-ended PAs and so, these two 
characteristics are strongly entangled. 
On what the PAs based on Si LDMOS are concerned, the AM/PM distortion is 
mostly determined by nonlinear output capacitance, producing a pronounced phase-
lagging AM/PM when the device enters the region of gain compression. 
From the above observations, it could be expected that either Doherty PA based on 
GaN HEMTs would not show any significant AM/PM – unless the peaking PA suppression 
was inactive and thus allowing the peaking AM/PM distortion to be dominant – or the 
-jRoptIC(t) Ropt/2IP(t)
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Doherty PA based on Si LDMOS present always a phase-lagging AM/PM characteristic. 
However, as it will be presented next, the same conclusions derived from single-ended 
PAs nonlinear distortion cannot be directly applied to the Doherty distortion analysis. 
4.2. Nonlinear Distortion of a Doherty PA 
The Doherty operation can be usually divided in three distinct zones, as it is 
illustrated in Fig. 4.3. 
 
Fig. 4.3 – Typical AM/AM of a Doherty PA with three different operation zones well defined. 
For low power regimes, the carrier PA works as a single-ended amplifier terminated 
with an impedance that maximizes the efficiency for the desired power back-off where the 
Doherty has the first efficiency peak. This impedance (at small-signal) is imposed by the 
passive combiner (which includes the OMNs) and by the peaking PA off output 
admittance, Y22off. Therefore, in this zone, the conclusions derived to single-ended PAs in 
terms of nonlinear distortion are also valid for the Doherty. 
For mid-power region, the carrier PA begins to operate at a constant output voltage 
and the peaking provides the necessary current to ensure a flat AM/AM curve. It is in this 
region that the Doherty has its main advantage over conventional amplifiers in terms of 
efficiency characteristics, since it presents a high efficiency for a certain power back-off 
level.  
Finally, in the last region, both amplifiers saturate and, in order to obtain the 
maximum output power that the transistors are capable to provide, the load impedance 
presented to both PAs must end in the load that maximizes the output power. For that, it is 
normal to use a device for the auxiliary device twice as large as the one used in the main 
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PA or different division ratios of the input signal for the main and the auxiliary PAs to 
produce the necessary IP current and thus the desired dynamic load modulation effect. 
On what Doherty AM/PM distortion is concerned, in the mid-power region, the ZC 
and ZP starts to depend on the load modulation ratio, =IP/IC, and since the peaking and 
carrier PA currents are added in magnitude and phase in the output combiner, as is 
illustrated in Fig. 4.4, significant phase difference between these currents is responsible 
for a larger DHT-PA AM/PM distortion, reduced output power (AM/AM distortion) and non-
optimal load-modulation. Therefore, it is essential to optimize the output combiner (which 
includes the OMNs) as well as the input offset lines, to set appropriate a carrier-peaking 
PAs phase relationship. 
 
Fig. 4.4 – Illustration of the Doherty carrier and peaking PAs currents combined in magnitude and 
phase. 
In addition to this AM/PM distortion, the nonlinear interaction between the carrier 
and peaking amplifiers in the Doherty operation along with their inherent nonlinear 
distortion mechanisms also introduces other AM/PM contributions for the overall Doherty 
distortion. Since the single-ended power amplifiers based on GaN HEMT and Si LDMOS 
devices present distinct main sources of AM/PM, these nonlinear distortion contributions 
to Doherty PAs based on these two device technologies are presented separately in the 
following two sub-section.  
4.2.1 AM/PM Distortion in GaN HEMT Doherty Power Amplifiers 
In the above mentioned mid-power region, the AM/AM and AM/PM entanglement 
observed in GaN HEMT single-ended PAs is broken. In this region, the carrier PA 
presents a constant output voltage, resulting in a high voltage gain compression and, 
consequently, in a strong phase-leading characteristic due to the high input Cgd,Miller 
variation, as shown in (3.19). On the other hand, since the peaking PA output node 
coincides with the overall Doherty PA output, the peaking voltage gain will be as constant 
as the overall Doherty gain. Consequently, Cgd,Miller impact on the AM/PM distortion 
𝐼𝐿 = 𝐼𝐶 + 𝐼 
𝐼𝐶
𝐼 
𝐼𝐿
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induced by the peaking PA will be negligible and, thus, the overall Doherty AM/PM will be 
mostly determined by the carrier PA input phase variation. 
In order to demonstrate this, two conceptual Doherty PAs were designed and 
simulated with: (i) unequal power division; (ii) appropriate quiescent point selection for 
both carrier and peaking PAs (assuring the needed load modulation); (iii) AM/AM variation 
below 1 dB. 
In the first simulated Doherty PA, say PA-I, the carrier and peaking device 
equivalent circuits were only composed by a nonlinear iDS(vGS,vDS) current source and by 
nonlinear Cgs and Cds capacitances. In the second simulated Doherty PA, PA-II, a linear 
Cgd capacitance was included in both the carrier and peaking PA device models. In order 
to keep the simulations physically meaningful, typical GaN HEMT element values were 
selected. The obtained Doherty AM/AM and AM/PM characteristics for both PAs are 
shown in Fig. 4.5. 
 
 Fig. 4.5 – a) Simulated transducer power gain and b) AM/PM characteristics of both DPAs. For 
comparison purposes, fundamental gate-source intrinsic voltage phase of the carrier 
PA-II is also plotted.  
In the first simulated Doherty PA (PA-I), both AM/AM and AM/PM characteristics are 
almost flat. There is only a slight compression in the AM/AM characteristic for large input 
power drive for optimized efficiency. On the other hand, although the simulated DPA (PA-
II) still presents a more or less flat AM/AM characteristic, identical to the first one, it 
presents a strongly nonlinear AM/PM curve. This severe phase variation, noticed when 
the Cgd capacitance was included in the carrier and peaking transistor models of the 
second Doherty PA, clearly indicates that the main contributor to the AM/PM distortion of 
a Doherty PA based on GaN HEMT devices is the Cgd capacitance. 
In order to further demonstrate the influence of the Cgd capacitance on the AM/PM 
distortion, through its associated input reflected Miller capacitance variation, the carrier PA 
intrinsic voltage gain was plotted in Fig. 4.6 a) and the correspondent input impedance 
variation in Fig. 4.6 b). Although the voltage gain, Av, is almost constant until -6 dB of input 
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power back-off, it presents a very hard compression after that. This is due to the load 
impedance reduction presented to the carrier PA, and induced by the peaking PA, that 
determines the constant voltage operation of the carrier PA.  
 
Fig. 4.6 – a) Simulated voltage gain characteristic of the carrier PA and b) correspondent input 
impedance variation, of both DPAs. 
In the second Doherty PA, this voltage gain compression causes a large variation of 
the input impedance due to the reduction of the input reflected Cgd,Miller capacitance value – 
producing a further gain compression due to an input mismatch –, which imposes the 
observed phase variation. On the other hand, in the first DPA (as its device models do not 
have any Cgd capacitance), there is only a slight variation of the input impedance due to 
the nonlinear Cgs, which leads to a negligible phase variation. 
Therefore, the main conclusion that can be drawn from this analysis is that the 
overall Doherty AM/PM distortion is mostly induced by the carrier PA input phase 
variation, as shown in Fig. 4.5 b). Moreover, in a DPA, the class B biased carrier PA 
suffers a voltage gain reduction much harder than its corresponding single-ended 
operation power gain. Conversely, the class C biased peaking PA shows a voltage gain 
that is flatter than what would be expected from a similar PA, but operated as a single-
ended amplifier. So, the DPA AM/PM distortion will be significantly different from what 
would be expected from its single-ended carrier and peaking PAs.  
In order to experimentally verify the nonlinear distortion induced by Cgd on the 
Doherty arrangement, a 900 MHz Doherty amplifier prototype was designed using Cree’s 
CGH35015F (15W GaN HEMT) transistors for both carrier and peaking PAs. Unequal 
power division was used to obtain the necessary load modulation. A photograph of the 
actual prototype is shown in Fig. 4.7.  
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 Fig. 4.7 – Photograph of the implemented and tested 900MHz, GaN Doherty PA prototype. 
Fig. 4.8 presents the measured and simulated AM/AM and AM/PM characteristics of 
the implemented Doherty PA, where it is possible to see a remarkable agreement 
between both curves.  
 
Fig. 4.8 – Measured and simulated a) AM/AM and b) AM/PM characteristics of the implemented 
Doherty Power Amplifier prototype. 
In accordance to what was previously explained, the Doherty PA presents a good 
AM/AM performance whereas, in terms of the AM/PM characteristic, there is a strong 
nonlinear behaviour starting at 6 dB of input power back-off, exactly when the peaking 
enters into operation. 
It should be noted that, for small input drive levels, where the peaking is off, the 
carrier is operating as a single-ended current-mode PA. Therefore, all nonlinear distortion 
appearing in both AM/AM and AM/PM curves must be induced by it. Consequently, the 
phase-lagging behaviour in the AM/PM characteristic for those low power levels can be 
due to a slight expansion of the carrier intrinsic voltage gain along with a non-perfect open 
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circuit presented by the peaking PA at the junction node where the currents of both 
amplifiers are added. 
4.2.2 AM/PM Distortion in Si LDMOS Doherty Power Amplifiers 
As mentioned in the single-ended nonlinear distortion analysis, the main contributor 
for AM/PM distortion of a power amplifier based on Si LDMOS is the nonlinear Cds(vDS), 
which clearly dominates over Cgd or even Cgs(vGS), producing a pronounced phase-lagging 
AM/PM characteristic. 
However, since the carrier PA presents a constant voltage excursion when the 
peaking PA enters into conduction, the average nonlinear Cds(vDS) almost does not vary in 
this region. In addition, the impact of the input Cgd,Miller variation, due to the strong voltage 
gain compression observed in the Doherty operation, becomes comparable with the other 
capacitances. Consequently, in Si LDMOS Doherty power amplifiers it is expected that the 
AM/PM characteristic starts to present the normal phase-lagging behaviour due to the 
nonlinear Cds(vDS) but, when the peaking enters into operation, it is expected a phase-
leading behaviour due to the input Cgd,Miller variation. 
Finally, when both the carrier and peaking PAs enter into the gain compression 
region, the voltage excursion at the carrier terminals is no longer constant, and so the 
Cds(vDS) variation with its inherent phase-lagging behaviour is superimposed to the effect 
of the input Cgd,Miller variation. 
In order to demonstrate this, similarly to what was done for the GaN HEMT Doherty 
nonlinear distortion analysis, three conceptual Doherty PAs were designed and simulated. 
In the first simulated Doherty PA, say PA-I, the carrier and peaking device equivalent 
circuits were only composed by a nonlinear iDS(vGS,vDS) current source and by nonlinear 
Cgs and Cds capacitances. In the second simulated Doherty PA, PA-II, the nonlinear Cds 
was replaced by a linear capacitance and a linear Cgd capacitance was included in both 
the carrier and peaking PA device models. Finally, in the third simulated Doherty PA, PA-
III, the carrier and peaking device models were composed by the nonlinear iDS(vGS,vDS) 
current source, by the nonlinear Cgs and Cds capacitances and also by the linear Cgd 
capacitance. In order to keep the simulations physically meaningful, typical Si LDMOS 
element values were selected. The obtained Doherty AM/AM and AM/PM characteristics 
for the all PAs are shown in Fig. 4.9. 
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Fig. 4.9 – a) Simulated transducer power gain and b) AM/PM characteristics of all Si LDMOS 
conceptual DPAs. 
The AM/AM characteristics of all simulated Doherty PAs are almost flat. There is 
only a slight compression for large input power drive for efficiency reasons. On what the 
AM/PM characteristic is concerned, in the first simulated Doherty PA (PA-I), it is visible the 
phase-lagging behaviour until the peaking PA enters into operation. After that, the PA-I 
AM/PM characteristic is almost flat. It only returns to its initial phase-lagging behaviour in 
the gain compression zone. On the other hand, contrary to what is observed in the first 
Doherty PA, the second simulated Doherty PA (PA-II) reveals a phase-leading behaviour 
when the peaking PA enters into operation. The AM/PM characteristic of the third 
simulated Doherty PA (PA-III) is the combination of the two previous characteristics. 
The above observations are in agreement with what was explained and clearly 
indicate that the nonlinear Cds(vDS) (for small amplitudes) along with the input Cgd,Miller 
variation (in the Doherty operation) are indeed the main contributors to the AM/PM 
distortion of a Doherty based on Si LDMOS devices.  
In order to experimentally verify these Doherty nonlinear distortion mechanisms, it 
was designed and implemented a 1800MHz, 700W, asymmetric Doherty amplifier using 
230W Si LDMOS devices from Freescale for both the carrier and peaking PAs. Two 
peaking amplifiers were used to obtain a high efficiency at ~9 dB of output power back-off. 
Fig. 4.10 presents the measured and simulated AM/AM and AM/PM characteristics of the 
implemented Doherty PA. 
In accordance to what was previously explained, the Doherty PA presents an almost 
flat AM/AM characteristic (with the gain compression for large power levels for efficiency 
optimization) whereas, in terms of the AM/PM characteristic, there is the strong initial 
phase-lagging behaviour due to the nonlinear Cds(vDS) and followed by an almost constant 
AM/PM characteristic, when the peaking PAs enter into operation.  
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The fact that the slight phase-leading behaviour due to the input Cgd,Miller variation is 
not observed, when the peaking PAs enters into operation, can be attributed to either the 
source and load harmonic impedances –  since they are imposed by the device pre-
matching networks – or to the difficulty in obtaining a purely real impedance at the 
fundamental.  
 
Fig. 4.10 – Measured and simulated a) AM/AM and b) AM/PM characteristics of the implemented 
Doherty power amplifier prototype. 
4.3. General Approach for Distortion Analysis 
To achieve the desired high power levels in cellular base stations it is necessary to 
use devices with large gate peripheries. This implies the use of transistors with built-in 
pre-matching circuitry allowing the transformation of the very low fundamental 
impedances, at the intrinsic reference plane, to manageable impedance values, at the 
package plane, making the intrinsic device nodes not observable. 
In addition, the desired high-power Doherty power amplifiers are usually made with 
output matching networks made of very complex and distributed structures, where only a 
numerical electromagnetic representation or measured S-parameters characterization are 
available and the output combiner is not made with the canonical quarter wavelength 
impedance inverters. Consequently, the above characteristics along with the lack of 
equivalent circuit models for the high power devices, make the high-power Doherty 
nonlinear distortion analysis very complicated. 
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This being the case, it is necessary a more general approach where the output 
combiner can be represent as a general linear N-port network described and where it is 
not necessary a precise definition of the “junction node”, i.e. a circuit node where the 
carrier and peaking currents are combined, as it is illustrated in Fig. 4.11 for a case of an 
Asymmetric 2-Way Doherty PA. 
 
Fig. 4.11 – Asymmetric 2-Way Doherty PA junction node selection example. 
As previously mentioned, accurate models for the active devices are necessary to 
perform a Doherty nonlinear distortion analysis. These models can be of equivalent circuit 
or behavioural type. Unfortunately, the first type is not always made available by the 
transistor manufacturer or it is not accurate enough, for all necessary load conditions. On 
the other hand, nonlinear behavioural models, as the Poly-Harmonic Distortion model 
(PHD) [96],[97], are suitable for the Doherty distortion analysis, if they are made load 
impedance dependent. However, they are extremely complicated to extract and so, 
industry tends to avoid them. 
This being the case, active load-pull-based large signal models based on Look-Up 
Tables (LUTs) with only the fundamental measured data, have been proposed [98]. 
However, for high power devices it is very complicated and expensive to perform active 
load-pulling.  
Consequently, passive load-pull-based models using LUTs are preferred [99], [100]. 
Although easier to extract (since it is only necessary to collect swept power passive load-
pull data), they fail to predict the DPA load modulation since, for high back-off values, in 
spite of the peaking being off, it actually draws some current which is not taken into 
account producing inaccurate predictions [98]. 
To solve this problem, the peaking output admittance (essential to accurately predict 
the load modulation trajectories) was included in the Doherty output combiner, described 
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by its Z-parameters, making it possible to analyse the effects of the carrier and peaking 
currents separately at the output load. 
4.3.1 Behavioural Model Based on Passive Load-Pull Data 
The necessary pre-matching circuitry in the high power devices, along with the 
package, impose the harmonic impedances at the intrinsic reference plane, regardless of 
the harmonic terminations at the output side. Consequently, the behavioural models 
extraction for these high power devices becomes simplified, since only the fundamental 
data is needed. 
Actually, to develop the above behavioural models, PA designers can use the swept 
power load-pull data that they have already been measuring for a long time in the 
characterization of field-effect transistors. This approach consists in building a behavioural 
model, ID(Vin,ZL), where the output is the fundamental drain current, ID, and the inputs are 
the fundamental input voltage, Vin, and the load-impedance, ZL=VD/ID.  
As was already mentioned, the passive load-pull approach is preferable in 
comparison to the active characterization of the device, ID(Vin,Vout), because it reduces the 
amount of necessary data required for extracting such model. Unfortunately, such a 
nonlinear PA behavioural model ID(Vin,ZL) is not general, because it does not allow active 
loads, which is exactly the load that is presented to the peaking PA, when it is off or 
sourcing very low current, as will be explained next.  
A. OVERCOME THE ACTIVE LOAD IMPEDANCES PROBLEM 
During high power devices’ characterization, since the input power is swept for each 
passive load impedance, there are no negative drain currents. However, for the peaking 
PA, in a Doherty arrangement, some current provided by the carrier PA follows to the 
peaking, because the carrier PA sees the peaking PA off output admittance, Y22off. This 
originates a negative drain current at peaking’ terminals, making the ZL presented to the 
peaking active. 
To overcome this problem, the peaking PA Y22off can be embedded in the output 
combiner [Z] matrix using the model presented in Fig. 4.12. This involves a transformation 
given by (4.1) and (4.2) of the load impedance, Zp, and the collected drain current, IP,data, 
at the package reference plane to a virtual intrinsic load impedance, Zp’, and a virtual 
intrinsic drain current, IP’, respectively. 
 𝑍𝑝
′ =
𝑍𝑝
1 + 𝑌22𝑜𝑓𝑓𝑍𝑝
 (4.1) 
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 𝐼 
′ =
𝐼 ,𝑑𝑎𝑡𝑎
1 − 𝑌22𝑜𝑓𝑓𝑍𝑝′
 (4.2) 
The new calculated current IP’ is the current that enters into the new [Z’] matrix 
output combiner. To recover the peaking drain impedance and the drain current, it is 
necessary to de-embed the peaking PA Y22off. 
 
Fig. 4.12 – Schematic representation of the embedding procedure of the peaking PA off output 
admittance in the combiner [Z] matrix. 
B. OUTPUT COMBINER AS A GENERAL N-PORT NETWORK 
In high power Doherty implementations, where wide transmission lines are used, 
there is no evident node where the peaking and carrier currents are added up, which 
complicates the analysis. To solve this problem, the entire output combiner (including the 
output matching networks and the impedance transformer from the junction to the output) 
can be modelled as a general N-port network, described by its impedance-parameters, 
the Z-Matrix:  
 {
𝑉1 = 𝑍11𝐼1 + 𝑍12𝐼2 + 𝑍13𝐼3
𝑉2 = 𝑍21𝐼1 + 𝑍22𝐼2 + 𝑍23𝐼3
𝑉3 = 𝑍31𝐼1 + 𝑍32𝐼2 + 𝑍33𝐼3
 (4.3) 
to which the carrier PA is attached to port one, the peaking PA to port two, and the load, 
ZL, to port three. 
So, the carrier and the peaking PAs drive the output combiner with currents I1 and I2, 
when they are terminated by impedances ZC and ZP, respectively, while the load imposes 
a boundary condition given by V3=-ZLI3 or I3=-YLV3. Forcing this load boundary condition 
into the Z-Matrix leads to:  
 𝑉3 =
𝑍31
1 + 𝑍33𝑌𝐿
𝐼1 +
𝑍32
1 + 𝑍33𝑌𝐿
𝐼2 (4.4) 
which allows to compute the output voltage (or current) flowing to the load as a linear 
combination of the carrier and peaking PA currents. 
[Z]
Yoff
IP
PI 
IC IOUT
 Z 
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Since these PA currents are nonlinear functions of the carrier and peaking PA input 
drive voltages and load impedances, to compute ZC=V1/I1 and ZP=V2/I2, I3 is first 
calculated: 
 𝐼3 = −
𝑍31𝑌𝐿
1 + 𝑍33𝑌𝐿
𝐼1 −
𝑍32𝑌𝐿
1 + 𝑍33𝑌𝐿
𝐼2 (4.5) 
Now, substituting this current into the V1 and V2 expressions leads to:  
 𝑉𝑘 = (𝑍𝑘1 −
𝑍𝑘3𝑍31𝑌𝐿
1 + 𝑍33𝑌𝐿
) 𝐼1 + (𝑍𝑘2 −
𝑍𝑘3𝑍32𝑌𝐿
1 + 𝑍33𝑌𝐿
) 𝐼2 (4.6) 
Replacing k by the corresponding port index, the respective relationship of the 
peaking and carrier voltages with their currents can be obtained, and so: 
 𝑍𝐶 ≡
𝑉1
𝐼1
= (𝑍11 −
𝑍13𝑍31𝑌𝐿
1 + 𝑍33𝑌𝐿
) + (𝑍12 −
𝑍13𝑍32𝑌𝐿
1 + 𝑍33𝑌𝐿
)
𝐼2
𝐼1
, (4.7) 
 𝑍 ≡
𝑉2
𝐼2
= (𝑍22 −
𝑍23𝑍32𝑌𝐿
1 + 𝑍33𝑌𝐿
) + (𝑍21 −
𝑍23𝑍31𝑌𝐿
1 + 𝑍33𝑌𝐿
)
𝐼1
𝐼2
. (4.8) 
So, the general approach for distortion analysis of the 2-Way Doherty PA can be 
conducted by reflecting each of the output carrier and peaking PA currents, IC’ and IP’, to 
the “junction node”, obtaining IC and IP and then adding them in amplitude and phase to 
obtain the Doherty AM/AM and AM/PM characteristics.  
4.3.2 Application to a Practical Doherty Power Amplifier 
In order to validate the proposed behavioural model approach, an 1840MHz, 700W, 
2-way asymmetric DPA composed by three 250W LDMOS devices (one for the carrier 
and two for the peaking PAs that will provide the appropriated load modulation) was 
designed and implemented. Then, this DPA was compared with a Simulink model that 
uses the proposed nonlinear PA behavioural models for each device. 
These behavioural models were extracted via ADS simulations using the passive 
load-pull approach: I2(V1,V2)=f(V1,ZL,VGSQ) and implemented as LUTs. For this extraction, 
it was used the same source impedance, Zs, as the one of the final Doherty arrangement.  
It should be noted that, although two peaking PAs are used, and so an output 
combiner with three inputs and one output, because the currents of the peaking PAs are 
equal (I2=I4), and so are their voltages, V2=V4, this four-port network can be simplified to 
the three-port representation of (4.3), using Z12=2Z12’, Z22=Z22’+Z24’ and Z32=2Z32’ where 
the Zkk’ denote the four-matrix coefficients. 
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The final block diagram of the Simulink Model that represents the DPA is presented 
in Fig. 4.13, where the [Z] block represents equations (4.4), (4.5), (4.7) and (4.8). 
 
Fig. 4.13 – Block diagram implemented in Simulink to represent the asymmetric Doherty amplifier 
through LUT behavioural models. 
Fig. 4.14 presents the comparison between the AM/AM and AM/PM measurements 
and simulations (obtained from the ADS harmonic-balance and from the proposed 
Simulink model). As seen, there is a good agreement between these characteristics in a 
wide input power range. In Fig. 4.15 it is presented the correspondent carrier and peaking 
load modulation trajectory predictions obtained by both simulations, showing also a good 
agreement. These results prove that the proposed general approach can indeed be used 
for Doherty nonlinear distortion analysis. 
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b) 
Fig. 4.14 – Comparison between a) AM/AM and b) AM/PM measurements and simulations 
(obtained with ADS harmonic-balance and the Simulink LUT behavioural models). 
 
Fig. 4.15 – Load modulation predictions obtained with ADS harmonic-balance and the Simulink 
LUT behavioural models. 
4.4. Efficiency Analysis of the Doherty Amplifier 
The Doherty PA has been very attractive since it offers the possibility of highly 
efficient operation throughout a wide range of amplitudes and this is very important when 
the PA needs to deal with the new complex modulated signals that have very high 
PAPRs, sometimes as high as 12dB. Therefore, beyond of the nonlinear distortion 
analysis, presented in the previous sections, it is also important to keep an eye on 
Doherty efficiency characteristic, namely the capability of controlling and understanding 
the first efficiency peak and its position. This being the case, the main objective of this 
sub-section is to explain the dependence of the Doherty PA efficiency on its load-pull 
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ratio, the ratio between the small-signal and the full-power load resistances presented to 
the intrinsic transistor of the carrier.  
It is also desired an explanation for the higher efficiencies commonly obtained from 
GaN HEMT based Doherty power amplifiers (PAs), when subjected to wider load-pull 
ratios as compared with their Si LDMOS counterparts, the two main players in base-
station PA technology. 
4.4.1 Efficiency Dependence on the Doherty PA Load-Pull Ratio 
As mentioned before, it is very important to guarantee that the Doherty PA presents 
its first efficiency peak exactly at the power level in which it will operate most of the time. 
Therefore, the Doherty design starts by selecting the output power back-off level in which 
it should have the first efficiency peak, PL,mod, the small-signal carrier PA load impedance 
that maximizes the efficiency for this power level, ZL,mod, and the corresponding intrinsic 
drain impedance, Rd,mod.  
Normally, the operation regime for the carrier PA is a class B or shallow class AB. 
So, if a theoretical FET model is considered, whose iDS dependence on vGS is piecewise 
linear and whose transition between the saturation to triode zones is abrupt with a 
constant (i.e., independent of vGS) knee voltage VK, like the one used in the Cripps load-
line method [101], [4], the iDS dc and fundamental components (I0 and I1, respectively), at 
the onset of saturation, are given by: 
 𝐼0(|𝑍𝐿|) =
𝐼𝑝
𝜋
=
 
𝜋
𝑉𝐷𝐷 − 𝑉𝐾
𝑅𝑑,mod
 (4.9) 
 𝐼1(|𝑍𝐿|) =
𝐼𝑝
 
=
𝑉𝐷𝐷 − 𝑉𝐾
𝑅𝑑,mod
 (4.10) 
where Ip is the class B half-wave sinusoid peak for the maximum voltage excursion, 
V1,mod=VDD-VK, where VDD is the drain supply voltage. This leads to the corresponding 
fundamental output power, PL,mod, and the dc observed power, Pdc,mod: 
 𝑃𝐿,mod =
1
 
𝑉1,mod𝐼1,mod =
1
 
(𝑉𝐷𝐷 − 𝑉𝐾)
2
𝑅𝑑,mod
 (4.11) 
 𝑃𝑑𝑐,mod = 𝑉𝐷𝐷𝐼0,mod =
 
𝜋
𝑉𝐷𝐷
𝑉𝐷𝐷 − 𝑉𝐾
𝑅𝑑,mod
 (4.12) 
At this input power level, the peaking PA should start conduction in order to prevent 
the carrier PA from entering into the compression regime. Then, at the maximum power 
level, PL,pwr, if the Doherty is properly designed, both carrier and peaking PAs should see 
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the load impedance or drain resistance that maximizes the device’s output power, ZL,pwr or 
Rd,pwr. Consequently, both carrier and peaking PAs reach the maximum output voltage 
excursion, V1,pwr=VDD-VK, and the consequent second Doherty efficiency peak is obtained. 
Now, if the dc and fundamental drain currents were calculated for this power level, 
this would lead us to conclude that the two theoretical Doherty efficiency peaks would be 
equal to: 
 𝜂 =
𝜋
 
𝑉𝐷𝐷 − 𝑉𝐾
𝑉𝐷𝐷
 (4.13) 
However, not only this is not observable in a practical Doherty, as the first efficiency 
peak varies with the so-called DHT load-pull-ratio, LPR, defined as the VSWR at the 
carrier PA device package plane: 
 𝐿𝑃𝑅 =
1 + |Γ𝐿,mod|
1 − |Γ𝐿,mod|
 (4.14) 
where the L reflection coefficient refers to the mismatch of ZL,mod with respect to the 
conjugate of ZL,pwr: 
 Γ𝐿,mod =
𝑍𝐿,mod − 𝑍𝐿, 𝑤𝑟
𝑍𝐿,mod + 𝑍𝐿, 𝑤𝑟
∗  (4.15) 
This LPR is a very important tool for the high power Doherty PA designers, since 
with that the load impedance path presented to the carrier PA that maximize the Doherty 
efficiency can be directly mapped onto the measured output power and efficiency load-pull 
contours. This being the case, it is crucial to understand the reason for the observed 
variation of the efficiency profile with the load-pull ratio. 
A. AN IMPROVED EFFICIENCY MODEL USING A VARIABLE KNEE VOLTAGE 
So, in order to improve the efficiency model presented above, it was considered the 
dependence of the knee voltage, VK, with the drain current: 
 𝑉𝐾(𝑖𝐷𝑆) = 𝑉𝐷𝐷 −
1
 
𝑅𝑑𝐼𝑝 = 𝑅𝑜𝑛𝐼𝑝 (4.16) 
in which the Ron is the FET’s channel resistance in the triode region. 
This means that the knee voltage can also be expressed as a function of Rd: 
 𝑉𝐾(𝑅𝑑) =
 𝑅𝑜𝑛
𝑅𝑑 +  𝑅𝑜𝑛
𝑉𝐷𝐷 (4.17) 
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Substituting this equation in (4.11) and (4.12) leads to updated output power and dc 
consumed power of: 
 𝑃𝐿 =
1
 
𝑅𝑑
(𝑅𝑑 +  𝑅𝑜𝑛)2
𝑉𝐷𝐷
2  (4.18) 
 𝑃𝑑𝑐 =
 
𝜋
𝑉𝐷𝐷
2
𝑅𝑑 +  𝑅𝑜𝑛
 (4.19) 
which results in an efficiency given by: 
 𝜂 =
𝜋
 
𝑅𝑑
𝑅𝑑 +  𝑅𝑜𝑛
 (4.20) 
With the FET’s channel resistance inclusion, a maximum of output power and an 
efficiency that increases asymptotically with Rd (or with the DHT LPR) to the theoretical 
class B efficiency of 78.5% when Rd>>2Ron can be observed. Unfortunately, the Ron is 
incapable of predicting the observed optimum efficiency load and the consequent 
efficiency degradation when Rd increases beyond this optimum load. 
B. EFFECT OF THE FET’S SOFT TURN-ON 
In practice, since the real transistor drain current presents a soft turn-on [33], [34], to 
ensure high efficiency and gain flatness, the chosen quiescent gate voltage (VGS) usually 
does not enforce zero drain current but a non-null quiescent value (IDQ). With this bias 
point, it is possible to maintain the class B linearity and so the iDS fundamental component 
(I1) is approximately equal to the theoretical class B fundamental current, I1=Ip/2. However, 
the non-null quiescent current implies that the ratio between the fundamental and the dc 
component is no longer constant and equal to I1/I0 = /2.  
In fact, although for lower load impedances (when the input signal excursion is very 
high) the quiescent current could be neglected and the theoretical class B I1/I0 ratio is 
asymptotically achieved, for higher loads (for which there is practically no current swing), 
the non-null quiescent current remains producing a I1/I0 ratio approximately equal to zero. 
Fig. 4.16 shows this I1 and I0 behaviour as a function of Rd, as well as the ratio between 
them, obtained when it was considered a FET model described by only the iDS(vGS) current 
source with a smooth turn-on. 
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Fig. 4.16 – Simulated dc, I0, and fundamental, I1, output current components of the FET, described 
by only the iDS(vGS,vDS) current source with a smooth turn-on. It is also plotted the ratio 
between I1 and I0, which is the main responsible of the efficiency decrease when Rd is 
increased. 
As it was explained, the I1 component dependence on Rd can be approximated by 
the theoretical piecewise class B model: 
 𝐼1(𝑅𝑑) =
𝐼𝑝
 
=
𝑉𝐷𝐷
𝑅𝑑 +  𝑅𝑜𝑛
 (4.21) 
while to represent the I0 component dependence on Rd it is necessary to include the non-
null quiescent current. For that, it was found that I0 can be reasonably well approximately 
by: 
 𝐼𝑜(𝑅𝑑) =
 
𝜋
𝑉𝐷𝐷
𝑅𝑑 +  𝑅𝑜𝑛
+
𝐼𝑑𝑞
2
𝑉𝐷𝐷
𝑅𝑑 +  𝑅𝑜𝑛
+ 𝐼𝑑𝑞
 (4.22) 
Thus, although the output power dependence on Rd can be still approximately 
represented by (4.18), the dc power must be updated, resulting in the following efficiency 
dependence on Rd: 
 𝜂(𝑅𝑑) =
𝜋
 
𝑅𝑑
𝑅𝑑 +  𝑅𝑜𝑛
+
𝑉𝐷𝐷
𝑉𝐷𝐷 +
𝜋
 𝜒(𝐼𝑑𝑞) ⋅
(𝑅𝑑 +  𝑅𝑜𝑛)
 (4.23) 
in which (Idq) is the second term of (4.22). Consequently, for lower impedances – where 
the Idq has a negligible impact on dc component and so, (Idq) is approximately equal to 
zero – the efficiency increases with Rd. However, if Rd continues to increase, the current 
swing becomes smaller and smaller, producing the mentioned reduction of the I1/I0 ratio, 
which leads to an efficiency degradation. Therefore, the smooth turn-on, with the 
consequent non-null quiescent current, is indeed the justification for the efficiency 
degradation for higher loads (or higher DHT load-pull ratios) and, consequently, the 
existence of an optimum load that maximizes the efficiency. The comparison between the 
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simulated and calculated efficiency profiles versus Rd can be shown in Fig. 4.17, 
presenting a remarkable agreement. 
 
Fig. 4.17 – An illustration of the calculated and simulated [through the smooth turn-on FET model] 
drain efficiency versus drain resistance profile, (Rd). 
C. EFFECT OF THE FET’S IMAX AND THE PRESENCE OF NON-REAL LOAD IMPEDANCES  
In order to correctly estimate the efficiency load-pull contours, it is necessary to take 
into account the FET’s current limitation, Imax, when the FET is terminated with non-real 
load impedances, ZL=RL+jXL. This being the case, the FET can reach the onset of 
saturation either by (i) voltage clipping, implying that |V1|=VDD-VK, or by (ii) current clipping, 
which corresponds to |I1|=IMAX/2. Consequently, the fundamental output power, 𝑃𝑜𝑢𝑡 =
(1   )Re[𝑉1𝐼1
∗] = (1   )𝑅𝐿|𝐼1|
2, is approximately equal to 
 (𝑖)    𝑃𝐿 =
1
 
𝑅𝐿
(|𝑍𝐿| +  𝑅𝑜𝑛)2
𝑉𝐷𝐷
2  (4.24) 
or 
 (𝑖𝑖)    𝑃𝐿 =
1
8
𝑅𝐿𝐼𝑀𝐴𝑋
2  (4.25) 
depending on whether the FET operates limited in voltage or current, respectively. 
Applying this to the dc power consumption, the following equations are obtained: 
 
(𝑖)     𝑃𝑑𝑐 =
 
𝜋
𝑉𝐷𝐷
|𝑍𝐿| +  𝑅𝑜𝑛
+
𝐼𝑑𝑞
2
𝑉𝐷𝐷
|𝑍𝐿| +  𝑅𝑜𝑛
+ 𝐼𝑑𝑞
 
(4.26) 
or 
 (𝑖𝑖)     𝑃𝑑𝑐 = 𝑉𝐷𝐷𝐼𝑀𝐴𝑋 (4.27) 
which leads to efficiency values of 
 
(𝑖)      𝜂 =
𝜋
 
𝑅𝑑
|𝑍𝐿| +  𝑅𝑜𝑛
+
𝑉𝐷𝐷
𝑉𝐷𝐷 +
𝜋
 𝜒
′(𝐼𝑑𝑞) ⋅ (|𝑍𝐿| +  𝑅𝑜𝑛)
 
(4.28) 
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or 
 (𝑖𝑖)      𝜂 =
𝜋
8
𝑅𝐿
𝐼𝑀𝐴𝑋
𝑉𝐷𝐷
. (4.29) 
These efficiency expressions lead to the constant output power and efficiency 
contours shown in Fig. 4.18. The remarkable agreement between these calculations with 
the simulations of a real iDS(vGS,vDS) current source model of the 250W Si LDMOS device 
used in the validation sub-section, proves that, despite the simplicity of the proposed 
model, it can predict the output power and efficiency load-pull contours. This model is also 
useful to conclude that the constant efficiency load-pull contours normally present an 
approximately oval characteristic, in which their axes are orthogonal to the axes of the 
constant output power load-pull contours.  
 
Fig. 4.18 – An illustration of the calculated and simulated [of a real iDS(vGS,vDS) current source 
model of the 250W Si LDMOS device used in the validation sub-section] drain efficiency 
load-pull contours (Step=5%, Max,simulated=69.3% and Max,calculated=67.9%) 
 
D. VALIDATION OF THE PROPOSED OUTPUT POWER AND EFFICIENCY LOAD-PULL 
CONTOURS’ MODEL 
To validate the proposed output power and efficiency load-pull contours’ model, it 
was used a 1800MHz high power (250W) input and output pre-matched Si LDMOS device 
from Freescale Semiconductor, Inc., whose intrinsic equivalent circuit model was obtained 
through optimization of the dc curves and bias-dependent small-signal S-parameters 
simulated with the encoded nonlinear device model provided by the device’s vendor.  
The measured output power and efficiency load-pull contours are the ones offered 
by the device’s vendor to its customers at the 1dB compression point. These were 
compared with the predictions obtained by simulations and derived from the proposed 
load-pull contours’ model calculations. To perform these calculations, a Ron=0.12Ω and 
Simulated
CalculatedZ0 = 5 
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CalculatedZ0 = 5 
Efficiency
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IMAX=60A parameters were extracted from the simulated I/V curves. The quiescent bias 
point of (VGS=2.95V and VDS=28V) gives us the missing parameter to have the complete 
load-pull contours’ model, the quiescent current Idq=2.3A. 
Fig. 4.19 and Fig. 4.20 show the comparison between the measured, simulated and 
predicted output power and efficiency load-pull contours after the transformation to the 
intrinsic FET reference plane and at the device terminals reference plane, respectively. 
Although the observed slight differences between the measured and predictions, the 
proposed model is still capable of predicting the contours behaviour (including the 
orthogonality of the output power and efficiency contours), as well as the optimum output 
power and efficiency loads, ZL,pwr and ZL,Eff, being very useful to select the desired region 
of the DHT load modulation. 
                
                                              a)                                                                                  b) 
Fig. 4.19 – A comparison between the output power (PStep=0.5 dB, PMax,simulated=55.7 dBm, 
PMax,measured=54.2 dBm and PMax,calculated=54.5 dBm) a) and efficiency (Step=2 %, 
Max,simulated=74.7 %,Max,measured=70.2 % and Max,calculated=67. 9%) b) load-pull contours 
predicted by the proposed theory and measured in the 250 W pre-matched Si LDMOS 
FET, after transformation to the intrinsic device reference plane. 
Note that the observed differences between the measured and the predictions can 
be derived from the nonlinear capacitances, namely the Cds(vDS), since with the increase 
of the output voltage excursion (due to the load impedance variation), the load required to 
guarantee the needed fundamental termination seen by the intrinsic current source is 
progressively more inductive than predicted. Beyond that, the pre-matching circuitry along 
with the package of this high power device impose the harmonic terminations at the 
intrinsic reference plan (regardless of the impedance presented to the output terminal), 
and so, it is very difficult to guarantee the necessary class B short circuit at all harmonics. 
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4.4.2 Impact of Trapping Effects on GaN HEMT Based Doherty PA Load-
Pull Ratios 
Presently, as was already mentioned, base-station PAs rely on either GaN HEMTs 
or Si LDMOS and it has been observed that GaN devices present higher efficiencies when 
subjected to wider LPRs than their Si LDMOS counterparts. However, no justification for 
that has yet been presented, which is exactly the objective of this sub-section. 
In the previous sub-section it was demonstrated that the FET’ soft turn-on with its 
inherent non-null quiescent current, IDQ, has a determinant impact on the efficiency 
degradation with the increase of the drain load resistance (see Fig. 4.17). It was also 
presented that this efficiency dependency can be modelled by (4.23). 
To further illustrate the quiescent current impact on the efficiency variation with the 
load impedance, several IDQ values were chosen in (4.23) – all around class B operation – 
where the above model is still valid, and observed the efficiency variation with the load 
impedance. The obtained results are shown in Fig. 4.20, where it is possible to see that, 
although IDQ is very small, when compared with the maximum current, it has a severe 
impact on the LPR. Actually, the simulated efficiency is higher in a wider LPR range when 
the device is biased for shallow class C operation than for shallow class AB. 
 
Fig. 4.20 – Illustrative behaviour of the efficiency variation with the load impedance for increasing 
quiescent currents. 
The devices based on GaN suffer from charge-trapping effects, namely drain-lag, in 
which the iDS current does not instantaneously follow a fast vDS variation. As a 
consequence, iDS presents slow transients in which its value is determined by the trapping 
charge state imposed by the vDS peak voltage [83]. These effects can be understood as a 
back-gating phenomenon resulting in a severe self-biasing effect. In [85] and [89] the 
authors showed that when performing AM/AM CW measurements, for increasing CW 
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amplitudes (i.e., for increasing vDS peak voltages), the transistor actually changed its real 
bias point, leading to a IDQ reduction. 
Since load-pull characterization is usually done at the onset of saturation 
(corresponding to very high vDS peak voltages), the efficiency is actually being measured 
for a self-biased shallow class C PA (a fact evidenced by the AM/AM profiles that reveal a 
significant gain expansion when the PA is excited with a fast modulated signal). 
Therefore, as it was shown above, with this operation class change, and consequent IDQ 
reduction, GaN transistors maintain high efficiencies for a wider load impedance range, 
reason why they present higher efficiencies when subjected to wider load-pull ratios in 
DPA applications. 
To test the presented hypothesis, two 15W transistors were selected: a Si LDMOS 
(BLF6G21-10G from NXP) and a GaN HEMT (CGH35015F from Cree). The first one was 
selected because Si LDMOS technology is known for not suffering from trapping effects 
and could be used to actually validate the proposed theory. Both transistors were tested at 
900MHz. 
The bias points selected for the load-pull characterization were, for both the GaN 
HEMT and the Si LDMOS, the ones that provided the flattest gain characteristic 
(corresponding to class B operation) when the transistors were terminated with their 
maximum output power load. In order to verify the quiescent current importance in the 
efficiency variation with the drain impedance, the Si LDMOS device was also tested in 
shallow class C operation, this way emulating the back-gating phenomenon observed in 
GaN HEMTs. Fig. 4.21 shows the obtained CW gain curves of both devices for the 
mentioned quiescent points. For illustration purposes, it is also shown the self-biased 
class C behaviour that the GaN HEMT reveals when it is excited with a fast (with respect 
to the trapping time constants) two-tone signal, but biased with the same static (CW) class 
B quiescent point. 
Fig. 4.22 presents the measured Si LDMOS Pout and PAE load-pull contours for the 
two above mentioned bias points. Although in the Pout contours there is no substantial 
difference between both bias points, in the PAE contours there is a significant 
transformation. Fig. 4.23 presents the PAE dependence on the load resistance where the 
detected differences are more evident. 
Nonlinear Distortion Generation Mechanisms in Doherty Amplifiers 
108 
 
Fig. 4.21 – Comparison between the measured 900MHz CW gain profiles of the GaN HEMT (class 
B operation) and Si LDMOS (class B and class C) devices terminated with their 
maximum output power loads. In addition, it is also shown the measured gain profile 
when the GaN HEMT was excited with a fast two-tone signal. 
 
Fig. 4.22 – Measured load-pull a) output power and b) PAE contours of a Si LDMOS device for two 
different bias points. 
For the GaN HEMT transistor, both the Pout and PAE load-pull contours were also 
measured. Fig. 4.24 presents the obtained PAE variation with the load resistance. The 
obtained profile is quite similar to the one obtained with the class C LDMOS PA, proving 
that this enlargement is indeed due the trapping-effects and consequent reduction of 
quiescent current. 
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Fig. 4.23 – Measured PAE dependence on the load resistance of a Si LDMOS device for two 
different bias points. 
 
Fig. 4.24 – Measured PAE dependency on the drain impedance of a GaN HEMT device. 
4.5. Summary 
This chapter was dedicated to the nonlinear distortion generation mechanisms in 
both Si LDMOS and GaN HEMT based 2-Way Doherty arrangement. The transistor 
nonlinear drain-source current iDS(vGS,vDS) of both carrier and peaking PAs and how these 
currents are combined in the output combiner are the major contributors to the overall 
AM/AM Doherty distortion. On what the AM/PM distortion is concerned, it was found that 
in GaN HEMT based Doherty PAs the major contributor is the FET’s input impedance 
variation due to the input Miller reflected gate-drain capacitance along with the output 
voltage compression at carrier FET terminals. For Si LDMOS based Doherty PAs, the 
AM/PM distortion is mostly determined by the output nonlinear capacitance variation. 
These Doherty nonlinear distortion mechanisms were successfully verified in a 
practical 900 MHz Doherty PA using 15W GaN HEMT transistors and in a 1800MHz 
Doherty amplifier using 230W Si LDMOS transistors. 
In addition, in this chapter it was also presented a nonlinear PA behavioural model 
based on swept power passive load-pull data using LUTs useful to analyse the nonlinear 
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distortion of a high-power Doherty. Where the peaking output admittance - essential to 
accurately predict the load modulation trajectories – was incorporated in the Doherty 
output combiner which was modelled as a general N-port network described by its Z-
parameters. This model proved to be effective in the predictions of the AM/AM and 
AM/PM characteristics of an 1840 MHz 700W asymmetric Doherty power amplifier, as 
well as on the carrier and peaking load-modulation trajectories. 
Beyond that, in this chapter it was also presented a simple model to describe the 
output and efficiency dependency on the DHT load-pull ratio, demonstrating that the FET 
channel series resistance, Ron, and soft turn-on are the main reasons for the observed 
optimum efficiency load resistance. It was also shown that the reactive components on the 
load impedances produce oval output power and efficiency load-pull contours where their 
axes are orthogonal to each other. The proposed theoretical model was successfully 
validated using a commercial 1800 MHz high power (250W) Si LDMOS FET. 
A justification for the higher efficiencies observed in GaN HEMT DPAs when 
subjected to wider load-pull ratios as compared with the one obtained with Si LDMOS 
based DPAs was also presented. It was found that the trapping-effects observed in GaN 
HEMTs and their consequent quiescent current reduction are the fundamental reason for 
this improvement. This theory was validated by comparing the load-pull contours obtained 
in a 15W GaN HEMT device with the ones obtained using a 15W Si LDMOS with different 
quiescent currents. 
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5. Conclusion and Future Work 
The main motivation for this PhD work was the fact that there was a lack of 
knowledge about the nonlinear distortion generation mechanisms in a Doherty amplifier, 
which is essential to its design with optimized efficiency and linearity. Besides that, better 
linearization schemes could be idealized to compensate the obtained distortion. Thus, the 
main objective of this PhD work became to develop a simple model capable of describing 
and explaining the distortion generation mechanisms of a Doherty amplifier based on both 
Si LDMOS and GaN HEMTs, the two most common RF power amplifier technologies 
presently used in cellular infrastructures. 
This being the case, after a first chapter dedicated to the motivation, background 
work, and literature review, in Chapter 2, a generic model extraction methodology for Si 
LDMOS and GaN HEMT devices was presented. These models were very useful to study 
the nonlinear distortion of a power amplifier, since they allowed to individually analyse the 
nonlinear distortion arising from different sources also presented.  
Besides that, Chapter 2 also presented a new extraction methodology to incorporate 
trapping effects in GaN HEMT models based on double-pulse iso-dynamic 
measurements. Despite its simplicity, the extraction methodology and the inclusion of 
these phenomena on the model produced very good results, predicting the fundamental 
GaN HEMT long-term dynamics.  
The Doherty nonlinear distortion analysis (the main objective of this PhD work) was 
divided in two steps. Firstly, in Chapter 3, the main AM/AM and AM/PM nonlinear 
distortion generation mechanisms of the carrier and peaking PAs – the two basic cells of 
the Doherty arrangement – operating individually as single-ended PA were identified and 
explained. These studies were carried out on both Si LDMOS and GaN HEMT device 
technologies and it was found that the transistor nonlinear drain-source current was the 
major contributor to the AM/AM in both technologies, whereas the AM/PM distortion was 
determined by, either the output nonlinear capacitance, in Si LDMOS devices, or by the 
FET’s input impedance variation due to the nonlinear gate-source and the input Miller 
reflected gate-drain capacitances, in GaN HEMTs. 
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Then, in Chapter 4, the main nonlinear distortion generation mechanisms in both Si 
LDMOS and GaN HEMT based 2-Way Doherty arrangement were presented. Again, for 
both device technologies, the transistor nonlinear drain-source current iDS(vGS,vDS) of both 
the carrier and peaking PAs, and how these currents are added in the output combiner, 
are the major contributors to the overall AM/AM Doherty distortion. On what the AM/PM 
distortion is concerned, the strong variation of the Miller reflected gate-drain capacitance 
due to the output voltage compression at the carrier FET terminals was found to be the 
major AM/PM contributor in GaN HEMT based Doherty PAs, whereas, for Si LDMOS 
based Doherty PAs, the AM/PM distortion was determined by the nonlinear drain to 
source capacitance variation. In addition, a LUT based behavioural model suitable for high 
power Doherty was presented and found useful to study the nonlinear interaction between 
the carrier and peaking PAs in the Doherty arrangement when it is not possible to obtain 
accurate circuit level models for the active devices. 
Finally, in the last sub-section of Chapter 4, a simple model to describe the output 
and efficiency dependency on the DHT load-pull ratio was presented, where it was found 
that the FET channel series resistance, Ron, and soft turn-on are the main reasons for the 
observed optimum efficiency load resistance. In addition, it was also found that the 
quiescent current reduction due to the trapping-effects observed in GaN HEMTs is the 
main reason for the higher efficiencies observed in GaN HEMT DPAs when subjected to 
wider load-pull ratios as compared with the ones obtained with Si LDMOS based DPAs. 
In summary, this PhD Thesis was successfully completed since the main nonlinear 
distortion sources in 2-Way Doherty amplifiers were clearly identified and explained – 
which was the main objective of this PhD work – being the derived models successfully 
compared against measurements. Actually, combining the active device modelling with 
the PAs nonlinear distortion analysis revealed to constitute one of the major advantages 
of this PhD work. On the one hand, the information derived from the modelling work can 
help the identification of the nonlinear distortion sources and how they contribute to the 
AM/AM and AM/PM distortion of the PA. On the other hand, the knowledge derived from 
the understanding of the PA nonlinear distortion mechanisms can also help the modelling 
work when it is necessary to do some model adjustments.  
5.1. Future Work 
The knowledge regarding the nonlinear distortion generation mechanisms and 
control, either in the entire Doherty arrangement or in their individual cell PAs, operating in 
a single-ended mode, is believed to constitute the major contribution derived from this 
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PhD work. In fact, with this knowledge, some power amplifier design rules to improve the 
linearity and efficiency compromise can be derived.  
This being the case, one interesting future research topic regarding the power 
amplifier design, namely the Doherty architecture, is the development of an output 
combiner and an input splitter, where the aforementioned nonlinear distortion physical 
generation mechanisms conclusions are taken into account, with the objective of 
minimizing the AM/AM and AM/PM distortions without degrading the efficiency. This new 
design methodologies can be further explored using the so-called digital Doherty amplifier, 
where different digitally synthesized signals are used in each branch.  
Actually, the flexibility offered by digital synthesis opens another door for other future 
research topics. Studying which input signal along with output combiner structures that 
maximize the power amplifier efficiency and linearity performance is undoubtedly a 
scientific orientation to be followed. This being the case, it would be very useful an 
extension of the Doherty efficiency and nonlinear distortion analysis to other architectures 
as Chireix Outphasing – in which complex load modulations are used – or envelop 
tracking, if voltage supply adaptation is considered. 
In addition, with the necessity of higher and higher data rates and with the increased 
demand for mobility, the power amplifiers have to handle high bandwidth modulated 
signals, being frequently required to use more than one carrier. This can be further 
complicated when the power amplifier, for economic reasons, needs to handle multi-
bands – in which the carrier frequencies separation can reach hundreds of MHz – to 
accommodate different standards. In this scenario the bias networks start to have an 
important role with respect to nonlinear memory effects. Thus, the previous analysis 
should be extended to accommodate these multi-band and bandwidth issues. 
Moreover, one possible scenario for the fifth mobile generation (5G) is to have a 
very high density distributed network of small transmitters with a huge bandwidth, being 
mandatory the optimization of the compromise between cost and performance. 
Furthermore, since, in this scenario, the power generated by the amplifiers is small, very 
complicated linearization schemes, where the consumed power is comparable to the 
power generated by the amplifiers, are not a solution. Therefore, the knowledge either 
obtained from the nonlinear distortion analysis, or from the circuit modelling task 
(especially for GaN HEMTs) resulted from this PhD work can be used to develop a power 
amplifier with a built-in non-expensive high bandwidth analogue pre-distorter. 
On what device technologies is concerned, although the Si LDMOS is a very mature 
and low cost device technology, presenting a high reliability and very good linearity 
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performance, the continued need to increase the bandwidth and to reduce the wasted 
energy on power amplifiers leads to an increased attention to GaN HEMT technology – 
with its inherent higher efficiency – by the industry and the scientific community, even if it 
is a more expensive solution. However, the long term memory effects, observed in the 
GaN HEMTs, severely impact the power amplifier linearizability performance and so, more 
complicated linearization schemes are needed. The physical based model for GaN 
HEMTs with trapping effects developed during this PhD work along with the knowledge 
acquired in this process, already contributed to improve these linearization schemes. 
However, looking in detail to the model predictions and comparing them with the 
measurements, it seems that there is something missing. Consequently, this modelling 
work should be continued. 
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